Electronic Components Datasheet Search
  English  ▼

X  

HD4048412FS Datasheet(PDF) 98 Page - Renesas Technology Corp

Part # HD4048412FS
Description  4-Bit Single-Chip Microcomputer
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD4048412FS Datasheet(HTML) 98 Page - Renesas Technology Corp

Back Button HD4048412FS Datasheet HTML 94Page - Renesas Technology Corp HD4048412FS Datasheet HTML 95Page - Renesas Technology Corp HD4048412FS Datasheet HTML 96Page - Renesas Technology Corp HD4048412FS Datasheet HTML 97Page - Renesas Technology Corp HD4048412FS Datasheet HTML 98Page - Renesas Technology Corp HD4048412FS Datasheet HTML 99Page - Renesas Technology Corp HD4048412FS Datasheet HTML 100Page - Renesas Technology Corp HD4048412FS Datasheet HTML 101Page - Renesas Technology Corp HD4048412FS Datasheet HTML 102Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 127 page
background image
HD404849 Series
96
Bit
Initial value
Read/Write
Bit name
3
0
R/W
RAME
2
0
R/W
IAOF
0
0
R/W
ICSF
1
0
R/W
ICEF
A/D current off flag (IAOF: $021, bit 2)
1
0
Refer to description of operating modes
RAME
Refer to description of timers
ICEF
Refer to description of timers
ICSF
IAOF (A/D current off flag)
Current I
is cut off.
Current I
flows.
AD
AD
Figure 83 A/D Current Off Flag (IAOF)
Note on Use: Use the SEM and SEMD instructions to write data to the A/D start flag (ADSF: $020, bit 2),
but make sure that the A/D start flag is not written to during A/D conversion. Data read from the A/D data
register (ADRL: $017, ADRU: $018) during A/D conversion cannot be guaranteed.
The A/D converter does not operate in the stop, watch, and subactive modes because it relies on the clock
from OSC, which is stopped in these modes. During these low-power dissipation modes, current through
the resistor ladder is cut off to decrease the power input.
The port data register (PDR) is initialized to 1 by an MCU reset. At this time, if pull-up MOS is selected as
active by bit 3 of the miscellaneous register (MIS3), the port will be pulled up to V
CC. When using a shared
R port/analog input pin as an input pin, clear PDR to 0. Otherwise, if pull-up MOS is selected by MIS3 and
PDR is set to 1, a pin selected by bit 1 of the A/D mode register as an analog pin will remain pulled up.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com