Electronic Components Datasheet Search
  English  ▼

X  

R8C2C Datasheet(PDF) 151 Page - Renesas Technology Corp

Part # R8C2C
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  615 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2C Datasheet(HTML) 151 Page - Renesas Technology Corp

Back Button R8C2C Datasheet HTML 147Page - Renesas Technology Corp R8C2C Datasheet HTML 148Page - Renesas Technology Corp R8C2C Datasheet HTML 149Page - Renesas Technology Corp R8C2C Datasheet HTML 150Page - Renesas Technology Corp R8C2C Datasheet HTML 151Page - Renesas Technology Corp R8C2C Datasheet HTML 152Page - Renesas Technology Corp R8C2C Datasheet HTML 153Page - Renesas Technology Corp R8C2C Datasheet HTML 154Page - Renesas Technology Corp R8C2C Datasheet HTML 155Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 615 page
background image
R8C/2C Group, R8C/2D Group
12. Interrupts
Rev.2.00
Dec 05, 2007
Page 130 of 585
REJ09B0339-0200
12.1.6
Interrupt Control
The following describes enabling and disabling the maskable interrupts and setting the priority for
acknowledgement. The explanation does not apply to nonmaskable interrupts.
Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in each interrupt control register to enable or
disable maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control
register.
Figure 12.3 shows the Interrupt Control Register, Figure 12.4 shows Registers TRCIC, TRD0IC, TRD1IC,
SSUIC, and IICIC and Figure 12.5 shows the INTiIC Register.
Figure 12.3
Interrupt Control Register
Interrupt Control Register(2)
Address
After Reset
004Ah
XXXXX000b
004Bh
XXXXX000b
004Ch
XXXXX000b
004Dh
XXXXX000b
0050h
XXXXX000b
0051h
XXXXX000b
0052h
XXXXX000b
0053h
XXXXX000b
0054h
XXXXX000b
0056h
XXXXX000b
0058h
XXXXX000b
TRFIC
005Bh
XXXXX000b
CMP0IC
005Ch
XXXXX000b
005Eh
XXXXX000b
005Fh
XXXXX000b
Bit Symbol
Function
RW
NOTES:
1.
2.
Only 0 can be w ritten to the IR bit. Do not w rite 1.
IR
0 : Requests no interrupt
1 : Requests interrupt
RW(1)
—
(b7-b4)
—
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined.
RW
b2 b1 b0
0 0 0 : Level 0 (interrupt disable)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
ILVL1
RW
ILVL2
RW
Rew rite the interrupt control register w hen the interrupt request w hich is applicable for the register is not generated.
Refer to 12.6.5 Changing Interrupt Control Register Contents.
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
Bit Name
Interrupt priority level select bits
Interrupt request bit
ILVL0
CAPIC
S1TIC
S1RIC
ADIC
TREIC
TRBIC
S2TIC
S2RIC
TRAIC
KUPIC
CMP1IC
S0TIC
S0RIC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com