| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 360 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 360 Page - Renesas Technology Corp |
|
360 / 527 page ![]() Page 337 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 22. CAN Module ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M 22.1.9 CAN0 Receive Error Count Register (C0REC Register) CAN0 Receive Error Count Register Symbol Address After Reset(1) C0REC 020B16 0016 RW Function Counter Value of Receive Error RO NOTES: 1. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset. b7 b0 Figure 22.11 C0REC Register In an error active or an error passive state, a count value of the reception error is stored into the C0REC register. The counter is decremented when the CAN module has received data as expected or is incremented when a receive error occurs. The C0REC register is set to 127 when the C0REC register is 128 (error passive state) or more and the CAN module has received as expected. In a bus-off state, an indeterminate value is stored into the C0REC register. The C0REC register is set to "0016" when the CAN module is placed in an error active state again. 22.1.10 CAN0 Baud Rate Prescaler (C0BRP Register) CAN0 Baud Rate Prescaler Symbol Address After reset(1) C0BRP 021716 0116 RW Function Setting Range 0116 to FF16(2) If setting value is n, the CPU clock is divided by (n+1). RW NOTES: 1. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset. 2. Do not set to "0016" (divide-by-1). b7 b0 Figure 22.12 C0BRP Register The C0BRP register determines the Tq clock cycle of the CAN bit timing. The baud rate is obtained from Tq clock cycle x Tq per bit. Tq clock cycle = (BRP+1) / f1 Baud rate = Tq per bit = SS + PTS + PBS1 + PBS2 Tq: Time quantum BRP: Setting value of the C0BRP register; 1-255 SS: Synchronization Segment; 1 Tq PTS: Propagation Time Segment; 1 to 8 Tq PBS1: Phase Buffer Segment 1; 2 to 8 Tq PBS2: Phase Buffer Segment 2; 2 to 8 Tq 1 Tq clock cycle x Tq per bit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |