| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 295 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 295 Page - Renesas Technology Corp |
|
295 / 527 page ![]() Page 272 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 21. Intelligent I/O (Time Measurement Function) ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Figure 21.22 Time Measurement Function (2) n-2 n-1 n n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9 n+10 n+11 n+12 n+13 n+14 n n+5 n+8 n-2 n-1 n n+1 n+2 n+3 n+4 n+7 n+8 n+9 n+10 n+11 n+12 n+13 n+14 Delayed by max. 1 clock fBTi(1) Base timer i INPCij pin input GiTMj register (1) When selecting the rising edge as a time measurement trigger (The CTS1 to CTS0 bits in the GiTMCR register (i=0,1, j=0 to 7)=012) TMijR bit(2) NOTES: 1. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), the group 1 base timer increments counter every time the group 0 base timer overflows. 2. Bits in the IIO0IR to IIO8IR, IIO10IR to IIO11R registers. The TM0jR bit if the CAS bit is set to "1". 3. Input pulses applied to the INPCij pin require 1.5 fBTi clock cycles or more. (Note 3) (2) When selecting both edges as a time measurement trigger (The CTS1 to CTS0 bits=112) Maximum 3.5 fi or fBTi(1) clock cycles (3) Trigger signal when using the digital filter (The DF1 to DF0 bits in the GiTMCR register =102 or 112) Signal, which does not match three times, is stripped off fBTi(1) Base timer i INPCij pin input GiTMj register TMijR bit(2) fi or fBTi(1) INPCij pin Trigger signal after passing the digital filter NOTES: 1. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), the group 1 base timer increments the counter whenever the group 0 base timer overflows. 2. Bits in the IIO0IR to IIO8IR, IIO10IR to IIO11R registers. The TM0jR register if the CAS bit is set to "1". 3. No interrupt is generated if the microcomputer receives a trigger signal when the TMijR bit is set to "1". Howver, the value of the GiTMj register changes. NOTES: 1. fBTi when the DF1 to DF0 bits are set to "102", and f1 when to "112". The trigger signal is delayed by the digital filter Write "0" by program if setting to "0" Write "0" by program if setting to "0" n+5 n+6 (Note 3) "H" "L" "H" "L" "1" "0" "1" "0" "H" "L" "H" "L" nn+2 n+5 n+8 n+12 n+6 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |