ADS62P22 datasheet(49/71 Pages) TI

49 / 71 page

www.ti.com

DIGITAL OUTPUT INFORMATION

Parallel CMOS Interface

DA0

DA1

DA2

DA3

DA10

DA11

CLKOUT

CMOS

OutputBuffers

12-BitChannel-A

Data

DB0

DB1

DB2

DB3

DB10

DB11

12-BitChannel-B

Data

B0287-02

Output Buffer Strength Programmability

ADS62P25, ADS62P24

ADS62P23, ADS62P22

SLAS576A – OCTOBER 2007 – REVISED FEBRUARY 2008

ADS62P2X provides 12 bit data per channel and a common output clock synchronized with the data. The output

interface can be either parallel CMOS or DDR LVDS voltage levels and can be selected using serial register bit

<OUTPUT INTERFACE> or parallel pin SEN.

In the CMOS mode, the output buffer supply (DRVDD) can be operated over a wide range from 1.8 V to 3.3 V

(typical). Each data bit is output on separate pin as CMOS voltage level, every clock cycle (see Figure 92).

For DRVDD > 2.2 V, it is recommended to use the CMOS output clock (CLKOUT) to latch data in the receiving

chip. The rising edge of CLKOUT can be used to latch data in the receiver, even at the highest sampling speed.

It is recommended to minimize the load capacitance seen by data and clock output pins by using short traces to

the receiver. Also, match the output data and clock traces to minimize the skew between them.

For DRVDD < 2.2 V, it is recommended to use external clock (for example, input clock delayed to get desired

setup/hold times).

Figure 92. CMOS Output Interface

Switching noise (caused by CMOS output data transitions) can couple into the analog inputs during the instant of

sampling and degrade the SNR. The coupling and SNR degradation increases as the output buffer drive is made

stronger. To minimize this, ADS62P2X CMOS output buffers are designed with controlled drive strength to get

best SNR. The default drive strength also ensures wide data stable window for load capacitances up to 5 pF and

DRVDD supply voltage > 2.2 V.

To ensure wide data stable window for load capacitance > 5 pF, there exists option to increase the output data

and clock drive strengths using the serial interface ( DATAOUT STRENGTH and CLKOUT STRENGTH). Note

that for DRVDD supply voltage < 2.2 V, it is recommended to use maximum drive strength (for any value of load

capacitance).

Submit Documentation Feedback

Product Folder Link(s): ADS62P25, ADS62P24 ADS62P23, ADS62P22

ADS62P22 Datasheet(PDF) 49 Page - Texas Instruments

ADS62P22 Datasheet(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL