Electronic Components Datasheet Search
  English  ▼

X  

ADS62P22 Datasheet(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
Part # ADS62P22
Description  DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS62P22 Datasheet(HTML) 13 Page - Texas Instruments

Back Button ADS62P22 Datasheet HTML 9Page - Texas Instruments ADS62P22 Datasheet HTML 10Page - Texas Instruments ADS62P22 Datasheet HTML 11Page - Texas Instruments ADS62P22 Datasheet HTML 12Page - Texas Instruments ADS62P22 Datasheet HTML 13Page - Texas Instruments ADS62P22 Datasheet HTML 14Page - Texas Instruments ADS62P22 Datasheet HTML 15Page - Texas Instruments ADS62P22 Datasheet HTML 16Page - Texas Instruments ADS62P22 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 71 page
background image
www.ti.com
SERIAL INTERFACE
Register Initialization
SERIAL INTERFACE TIMING CHARACTERISTICS
ADS62P25, ADS62P24
ADS62P23, ADS62P22
SLAS576A – OCTOBER 2007 – REVISED FEBRUARY 2008
The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins SEN
(Serial interface Enable), SCLK (Serial Interface Clock) and SDATA (Serial Interface Data).
Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge
of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge
when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be
loaded in multiple of 16-bit words within a single active SEN pulse.
The first 8 bits form the register address and the remaining 8 bits the register data. The interface can work with
SCLK frequency from 20 MHz down to low speeds (few Hertz), and also with a non-50% SCLK duty cycle.
After power-up, the internal registers must be initialized to their default values. This can be done in one of two
ways:
1. Either through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10 ns) as
shown in Figure 5.
OR
2. By applying software reset. Using the serial interface, set the <RST> bit to high. This initializes internal
registers to their default values and then self-resets the <RST> bit to low. In this case the RESET pin is kept
low.
Typical values at 25
°C, min and max values across the full temperature range T
MIN = –40°C to TMAX = 85°C, AVDD = 3.3 V,
DRVDD = 1.8 V to 3.3 V, unless otherwise noted.
PARAMETER
MIN
TYP
MAX
UNIT
fSCLK
SCLK frequency
> DC
20
MHz
tSLOADS
SEN to SCLK setup time
25
ns
tSLOADH
SCLK to SEN hold time
25
ns
tDSU
SDATA setup time
25
ns
tDH
SDATA hold time
25
ns
Copyright © 2007–2008, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Link(s): ADS62P25, ADS62P24 ADS62P23, ADS62P22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com