| Electronic Components Datasheet Search |
|
DG2018DN Datasheet(PDF) 1 Page - Vishay Siliconix |
|
|
|||||||||||||||||||||||||||||
DG2018DN Datasheet(HTML) 1 Page - Vishay Siliconix |
|
1 / 9 page ![]() Vishay Siliconix DG2018, DG2019 Document Number: 72342 S-82626-Rev. C, 03-Nov-08 www.vishay.com 1 Low Voltage, Dual DPDT and Quad SPDT Analog Switches FEATURES • Low voltage operation (1.8 V to 5.5 V) • Low on resistance - RDS(on): 6 Ω at 2.7 V • Low voltage logic compatible - DG2019: VINH = 1 V • High bandwidth: 180 MHz • QFN-16 package BENEFITS • Ideal for both analog and digital signal switching • Reduced power consumption • High accuracy • Reduced PCB space • Fast switching • Low leakage APPLICATIONS • Cellular phones • Audio and video signal routing • PCMCIA cards • Battery operated systems • Portable instrumentation DESCRIPTION The DG2018 and DG2019 are low voltage, single supply analog switches. The DG2018 is a dual double-pole/double- throw (DPDT) with two control inputs that each controls a pair of single-pole/double-throw (SPDT). The DG2019 uses one control pin to operate four independent SPDT switches. When operated on a + 3 V supply, the DG2018’s control pins are compatible with 1.8 V digital logic. The DG2019 has an available feature of a VL pin that allows a 1.0 V threshold for the control pin when VL is powered with 1.5 V. Built on Vishay Siliconix’s low voltage submicron CMOS process, the DG2018 and DG2019 are ideal for high performance switching of analog signals; providing low on- resistance (6 Ω at + 2.7 V), fast speed (T on, Toff at 42 ns and 16 ns), and a bandwidth that exceeds 180 MHz. The DG2018 and DG2019 were designed to offer solutions that extend beyond audio/video functions, to providing the performance required for today’s demanding mixed-signal switching in portable applications. An epitaxial layer prevents latch-up. Brake-before-make is guaranteed for all SPDT’s. All switches conduct equally well in both directions when on, and blocks up to the power supply level when off. FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION IN1, IN2 NO4 COM2 NO2 NC3 IN3, IN4 NC1 COM4 1 2 3 12 11 10 49 56 8 16 15 14 13 NC2 GND NO3 COM3 COM1 NO1 V+ NC4 Top View DG2018DN QFN-16 (3 X 3) 7 TRUTH TABLE IN1, IN2 Logic NC1 and NC2 NO1 and NO2 0ON OFF 1OFF ON IN3, IN4 Logic NC3 and NC4 NO3 and NO4 0ON OFF 1OFF ON ORDERING INFORMATION Temp. Range Package Part Number - 40 °C to 85 °C QFN-16 (3 x 3 mm) DG2018DN |
Similar Part No. - DG2018DN |
|
Similar Description - DG2018DN |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |