HD6433397F datasheet(73/747 Pages) RENESAS

73 / 747 page

2.5.3

Logic Operations

Table 2.6 describes the four instructions that perform logic operations. See figure 2.6 in section

2.5.4, Shift Operations, for their object codes.

Table 2.6

Logic Operation Instructions

Instruction

Size*

Function

AND

∧ Rs → Rd, Rd ∧ #imm → Rd

Performs a logical AND operation on a general register and another

general register or immediate data.

∨ Rs → Rd, Rd ∨ #imm → Rd

Performs a logical OR operation on a general register and another

general register or immediate data.

XOR

⊕ Rs → Rd, Rd ⊕ #imm → Rd

Performs a logical exclusive OR operation on a general register and

another general register or immediate data.

NOT

¬ (Rd)

→ (Rd)

Obtains the one’s complement (logical complement) of general

Note: * Size: Operand size

B: Byte

2.5.4

Shift Operations

Table 2.7 describes the eight shift instructions. Figure 2.6 shows the object code formats of the

arithmetic, logic, and shift instructions.

Table 2.7

Shift Instructions

Instruction

Size*

Function

SHAL

Rd shift

→ Rd

SHAR

Performs an arithmetic shift operation on general register contents.

SHLL

Rd shift

→ Rd

SHLR

Performs a logical shift operation on general register contents.

ROTL

Rd rotate

→ Rd

ROTR

Rotates general register contents.

ROTXL

Rd rotate through carry

→ Rd

ROTXR

Rotates general register contents through the C (carry) bit.

Note: * Size: Operand size

B: Byte

HD6433397F Datasheet(PDF) 73 Page - Renesas Technology Corp

HD6433397F Datasheet(HTML) 73 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL