M16CSLASH62A datasheet(49/615 Pages) RENESAS

49 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Bus Control

1-30

Figure 1.9.2. Output Examples about Address Bus and Chip Select Signal (Separated Bus without

Wait)

Example 1) After access the external area, both the address signal and

the chip select signal change concurrently in the next cycle.

In this example, after access to the external area(i), an access to the area

indicated by the other chip select signal(j) will occur in the next cycle. In

this case, both the address bus and the chip select signal change between

the two cycles.

Note : These examples show the address bus and chip select signal within the successive two cycles.

According to the combination of these examples, the chip select can be elongated to over 2cycles.

BCLK

Read/Write

signal

Data bus

Address bus

Chip select

(CS i)

Access to the

External Area( i )

Chip select

(CS j)

Access to the Other

External Area( j )

Address

Data

Example 2) After access the external area, only the chip select signal

changes in the next cycle (the address bus does not change).

In this example, an access to the internal ROM or the internal RAM in the

next cycle will occur, after access to the external area. In this case, the

chip select signal changes between the two cycles, but the address does

not change.

Example 4) After access the external area, either the address signal and

the chip select signal do not change in the next cycle.

In this example, any access to any area does not occur in the next cycle

(either instruction prefetch does not occur). In this case,either the address

bus and chip select signal do not change between the two cycles.

Example 3) After access the external area, only the address bus changes

in the next cycle (the chip select signal does not change).

In this example, after access to the external area(i), an access to the area

indicated by the same chip select signal(i) will occur in the next cycle. In

this case, the address bus changes between the two cycles, but the chip

select signal does not change.

BCLK

Access to the

External Area

Internal ROM/RAM

Access

Read/Write

signal

Data bus

Address bus

Chip select

Address

Data

BCLK

Access to the

External Area

No Access

Read/Write

signal

Data bus

Address bus

Chip select

Address

Data

BCLK

Access to the

External Area( i )

Access to the Same

External Area( i )

Read/Write

signal

Data bus

Address bus

Chip select

(CS i)

Address

Data

M16C/62A Datasheet(PDF) 49 Page - Renesas Technology Corp

M16C/62A Datasheet(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL