M16CSLASH62A datasheet(94/615 Pages) RENESAS

94 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

DMAC

1-75

Single-chip mode

Memory expansion mode

Transfer unit

Bus width

Access address

Microprocessor mode

No. of read

No. of write

No. of read No. of write

cycles

16-bit

Even

1111

8-bit transfers

(BYTE= “L”)

Odd

1111

(DMBIT= “1”)

8-bit

Even

—

(BYTE = “H”)

Odd

—

16-bit

Even

1111

16-bit transfers

(BYTE = “L”)

Odd

2222

(DMBIT= “0”)

8-bit

Even

—

(BYTE = “H”)

Odd

—

Table 1.13.2. No. of DMAC transfer cycles

Internal memory

External memory

Internal ROM/RAM

SFR area

Separate bus

Multiplex

No wait

With wait

No wait

With wait

bus

Coefficient j, k

(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.13.2 shows the

number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

M16C/62A Datasheet(PDF) 94 Page - Renesas Technology Corp

M16C/62A Datasheet(HTML) 94 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL