| Electronic Components Datasheet Search |
|
7220 Datasheet(PDF) 144 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7220 Datasheet(HTML) 144 Page - Renesas Technology Corp |
|
144 / 303 page ![]() M37220M3-XXXSP/FP 4.3 Pin description 7220 Group User’s Manual 4-6 4.3 Pin description The pin description of M37220M3-XXXSP/FP is shown in Table 4.3.1. Table 4.3.1 Pin description (1) Power source CNVSS Reset input Clock input Clock output I/O port P0 PWM output External interrupt input Analog input I/O port P1 Analog input External interrupt input VCC, VSS CNVSS RESET XIN XOUT P00 PWM0– P05/ PWM5, P0 6/INT2/ A-D4, P07/INT1 P11–P14, P15/A-D1/ INT3, P16/A-D2, P17/A-D3 Input Input Output I/O Output Input Input I/O Input Input Pin Name Input/ Output Functions Apply voltage of 5 V ± 10 % (typical) to VCC, and 0 V to VSS. This is connected to VSS. To enter the reset state, the reset input pin must be kept at a “L” for 2 µs or more (under normal VCC conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this “L” condition should be maintained for the required time. This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open. Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open-drain output. The note out of this Table gives a full of port P0 function. Pins P00–P05 are also used as PWM output pins PWM0–PWM5 respectively. The output structure is N-channel open-drain output. Pins P06 , P07 are also used as external interrupt input pins INT2, INT1 respectively. P06 pin is also used as analog input pin A-D4. Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output. Pins P15–P17 are also used as analog input pins A-D1 to A-D3 respectively. P15 pin is also used as external interrupt input pin INT3. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |