Electronic Components Datasheet Search
  English  ▼

X  

H83069RF Datasheet(PDF) 119 Page - Renesas Technology Corp

Part # H83069RF
Description  Renesas 16-Bit Single-Chip Microcomputer
PDF  1003 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H83069RF Datasheet(HTML) 119 Page - Renesas Technology Corp

Back Button H83069RF Datasheet HTML 115Page - Renesas Technology Corp H83069RF Datasheet HTML 116Page - Renesas Technology Corp H83069RF Datasheet HTML 117Page - Renesas Technology Corp H83069RF Datasheet HTML 118Page - Renesas Technology Corp H83069RF Datasheet HTML 119Page - Renesas Technology Corp H83069RF Datasheet HTML 120Page - Renesas Technology Corp H83069RF Datasheet HTML 121Page - Renesas Technology Corp H83069RF Datasheet HTML 122Page - Renesas Technology Corp H83069RF Datasheet HTML 123Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 1003 page
background image
Rev. 5.0, 09/04, page 97 of 978
5.3
Interrupt Sources
The interrupt sources include external interrupts (NMI, IRQ
0 to IRQ5) and 36 internal interrupts.
5.3.1
External Interrupts
There are seven external interrupts: NMI and IRQ
0 to IRQ5. Of these, NMI, IRQ0, IRQ1, and IRQ2
can be used to exit software standby mode.
NMI: NMI is the highest-priority interrupt and is always accepted, regardless of the states of the I
and UI bits in CCR*. The NMIEG bit in SYSCR selects whether an interrupt is requested by the
rising or falling edge of the input at the NMI pin. NMI interrupt exception handling has vector
number 7.
Note: * NMI input is sometimes disabled when flash memory is being programmed or erased. For
details see section 18.4.5, Flash Vector Address Control Register (FVACR).
IRQ
0 to IRQ5 Interrupts: These interrupts are requested by input signals at pins IRQ0 to IRQ5.
The IRQ
0 to IRQ5 interrupts have the following features.
• ISCR settings can select whether an interrupt is requested by the low level of the input at pins
IRQ
0 to IRQ5, or by the falling edge.
• IER settings can enable or disable the IRQ
0 to IRQ5 interrupts. Interrupt priority levels can be
assigned by four bits in IPRA (IPRA7 to IPRA4).
• The status of IRQ
0 to IRQ5 interrupt requests is indicated in ISR. The ISR flags can be cleared
to 0 by software.
Figure 5.2 shows a block diagram of interrupts IRQ
0 to IRQ5.
input
Edge/level
sense circuit
IRQnSC
IRQnF
S
R
Q
IRQnE
IRQn interrupt
request
Clear signal
IRQn
Note: n = 5 to 0
Figure 5.2 Block Diagram of Interrupts IRQ
0 to IRQ5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com