Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PSD913F2 Datasheet(PDF) 73 Page - STMicroelectronics

Part # PSD913F2
Description  Configurable Memory System on a Chip for 8-Bit Microcontrollers
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD913F2 Datasheet(HTML) 73 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 69Page - STMicroelectronics PSD913F2 Datasheet HTML 70Page - STMicroelectronics PSD913F2 Datasheet HTML 71Page - STMicroelectronics PSD913F2 Datasheet HTML 72Page - STMicroelectronics PSD913F2 Datasheet HTML 73Page - STMicroelectronics PSD913F2 Datasheet HTML 74Page - STMicroelectronics PSD913F2 Datasheet HTML 75Page - STMicroelectronics PSD913F2 Datasheet HTML 76Page - STMicroelectronics PSD913F2 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 91 page
background image
PSD9XX Family
PSD935G2
72
-70
-90
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
tISCCF
TCK Clock Frequency (except for PLD)
(Note 1)
20
18
MHz
tISCCH
TCK Clock High Time
(Note 1)
23
26
ns
tISCCL
TCK Clock Low Time
(Note 1)
23
26
ns
tISCCF-P
TCK Clock Frequency (for PLD only)
(Note 2)
2
2
MHz
tISCCH-P
TCK Clock High Time (for PLD only)
(Note 2)
240
240
ns
tISCCL-P
TCK Clock Low Time (for PLD only)
(Note 2)
240
240
ns
tISCPSU
ISC Port Set Up Time
6
8
ns
tISCPH
ISC Port Hold Up Time
5
5
ns
tISCPCO
ISC Port Clock to Output
21
23
ns
tISCPZV
ISC Port High-Impedance to Valid Output
21
23
ns
tISCPVZ
ISC Port Valid Output to
High-Impedance
21
23
ns
ISC Timing (5 V ± 10%)
Microcontroller Interface – PSD935G2 AC/DC Parameters
(5V ± 10% Versions)
Symbol
Parameter
Min
Typ
Max
Unit
Flash Program
8.5
sec
Flash Bulk Erase (Preprogrammed to 00) (Note 1)
3
30
sec
Flash Bulk Erase
10
sec
tWHQV3
Sector Erase (Preprogrammed to 00)
1
30
sec
tWHQV2
Sector Erase
2.2
sec
tWHQV1
Word Program
14
1200
µs
Program/Erase Cycles (Per Sector)
100,000
cycles
tWHWLO
Sector Erase Time-Out
100
µs
tQ7VQV
DQ7 Valid to Output Valid
(Data Polling) (Note 2)
30
ns
Flash Program, Write and Erase Times (5 V ± 10%)
NOTE: 1. Programmed to all zeros before erase.
2. The polling status DQ7 is valid tQ7VQV ns before the data DQ0-7 is valid for reading.
NOTES: 1. For “non-PLD” programming, erase or in ISC by-pass mode.
2. For program or erase PLD only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com