ACS8530T datasheet(2/152 Pages) SEMTECH

2 / 152 page

Table of Contents

Revision 3.02/November 2005 © Semtech Corp.

Page 2

www.semtech.com

ACS8530 SETS

Section

Page

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Description ................................................................................................................................................................................................. 1

Block Diagram............................................................................................................................................................................................ 1

Features ..................................................................................................................................................................................................... 1

Table of Contents ...................................................................................................................................................................................... 2

Pin Diagram ............................................................................................................................................................................................... 4

Pin Description........................................................................................................................................................................................... 5

Introduction................................................................................................................................................................................................ 8

General Description................................................................................................................................................................................... 8

Overview .............................................................................................................................................................................................8

Input Reference Clock Ports .......................................................................................................................................................... 10

Locking Frequency Modes.................................................................................................................................................... 10

PECL/LVDS/AMI Input Port Selection.................................................................................................................................. 11

Clock Quality Monitoring................................................................................................................................................................. 12

Activity Monitoring................................................................................................................................................................. 12

Frequency Monitoring ........................................................................................................................................................... 14

Selection of Input Reference Clock Source................................................................................................................................... 14

Forced Control Selection....................................................................................................................................................... 15

Automatic Control Selection ................................................................................................................................................. 15

Ultra Fast Switching .............................................................................................................................................................. 15

Fast External Switching Mode-SCRSW Pin .......................................................................................................................... 16

Output Clock Phase Continuity on Source Switchover ....................................................................................................... 16

Modes of Operation ........................................................................................................................................................................ 16

Free-run Mode ....................................................................................................................................................................... 16

Pre-locked Mode ................................................................................................................................................................... 16

Locked Mode ......................................................................................................................................................................... 17

Lost-phase Mode................................................................................................................................................................... 17

Holdover Mode ...................................................................................................................................................................... 17

Pre-locked2 Mode ................................................................................................................................................................. 19

DPLL Architecture and Configuration ............................................................................................................................................ 20

TO DPLL Main Features ........................................................................................................................................................ 20

T4 DPLL Main Features ........................................................................................................................................................ 20

TO DPLL Automatic Bandwidth Controls.............................................................................................................................. 21

Phase Detectors .................................................................................................................................................................... 21

Phase Lock/Loss Detection.................................................................................................................................................. 21

Damping Factor Programmability......................................................................................................................................... 22

Local Oscillator Clock ............................................................................................................................................................ 22

Output Wander ...................................................................................................................................................................... 23

Jitter and Wander Transfer ................................................................................................................................................... 25

Phase Build-out ..................................................................................................................................................................... 25

Input to Output Phase Adjustment....................................................................................................................................... 26

Input Wander and Jitter Tolerance....................................................................................................................................... 26

Using the DPLLs for Accurate Frequency and Phase Reporting ........................................................................................ 28

Configuration for Redundancy Protection ..................................................................................................................................... 29

Alignment of Priority Tables in Master and Slave ACS8530 .............................................................................................. 30

T4 Generation in Master and Slave ACS8530 .................................................................................................................... 30

Alignment of the Output Clock Phases in Master and Slave ACS8530............................................................................. 30

MFrSync and FrSync Alignment-SYNC2K............................................................................................................................. 31

Output Clock Ports .......................................................................................................................................................................... 32

PECL/LVDS/AMI Output Port Selection ............................................................................................................................... 32

Output Frequency Selection and Configuration .................................................................................................................. 32

Table of Contents

ACS8530T Datasheet(PDF) 2 Page - Semtech Corporation

ACS8530T Datasheet(HTML) 2 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL