Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AT90USB646 Datasheet(PDF) 407 Page - ATMEL Corporation

Part # AT90USB646
Description  8-bit Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
PDF  459 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90USB646 Datasheet(HTML) 407 Page - ATMEL Corporation

Back Button AT90USB646 Datasheet HTML 403Page - ATMEL Corporation AT90USB646 Datasheet HTML 404Page - ATMEL Corporation AT90USB646 Datasheet HTML 405Page - ATMEL Corporation AT90USB646 Datasheet HTML 406Page - ATMEL Corporation AT90USB646 Datasheet HTML 407Page - ATMEL Corporation AT90USB646 Datasheet HTML 408Page - ATMEL Corporation AT90USB646 Datasheet HTML 409Page - ATMEL Corporation AT90USB646 Datasheet HTML 410Page - ATMEL Corporation AT90USB646 Datasheet HTML 411Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 407 / 459 page
background image
407
7593H–AVR–11/08
ATmega32U6/AT90USB64/128
30.10 External Data Memory Timing
Notes:
1. This assumes 50% clock duty cycle. The half period is actually the high time of the external clock, XTAL1.
2. This assumes 50% clock duty cycle. The half period is actually the low time of the external clock, XTAL1.
Table 30-6.
External Data Memory Characteristics, 4.5 - 5.5 Volts, No Wait-state
Symbol
Parameter
8 MHz Oscillator
Variable Oscillator
Unit
Min
Max
Min
Max
01/t
CLCL
Oscillator Frequency
0.0
16
MHz
1t
LHLL
ALE Pulse Width
115
1.0t
CLCL-10
ns
2tAVLL
Address Valid A to ALE Low
57.5
0.5tCLCL-5
(1)
ns
3a
t
LLAX_ST
Address Hold After ALE Low,
write access
55
ns
3b
t
LLAX_LD
Address Hold after ALE Low,
read access
55
ns
4t
AVLLC
Address Valid C to ALE Low
57.5
0.5t
CLCL-5
(1)
ns
5tAVRL
Address Valid to RD Low
115
1.0tCLCL-10
ns
6t
AVWL
Address Valid to WR Low
115
1.0t
CLCL-10
ns
7t
LLWL
ALE Low to WR Low
47.5
67.5
0.5t
CLCL-15
(2)
0.5t
CLCL+5
(2)
ns
8tLLRL
ALE Low to RD Low
47.5
67.5
0.5tCLCL-15
(2)
0.5tCLCL+5
(2)
ns
9t
DVRH
Data Setup to RD High
40
40
ns
10
t
RLDV
Read Low to Data Valid
75
1.0t
CLCL-50
ns
11
tRHDX
Data Hold After RD High
0
0
ns
12
t
RLRH
RD Pulse Width
115
1.0t
CLCL-10
ns
13
t
DVWL
Data Setup to WR Low
42.5
0.5t
CLCL-20
(1)
ns
14
tWHDX
Data Hold After WR High
115
1.0tCLCL-10
ns
15
t
DVWH
Data Valid to WR High
125
1.0t
CLCL
ns
16
t
WLWH
WR Pulse Width
115
1.0t
CLCL-10
ns
Table 30-7.
External Data Memory Characteristics, 4.5 - 5.5 Volts, 1 Cycle Wait-state
Symbol
Parameter
8 MHz Oscillator
Variable Oscillator
Unit
Min
Max
Min
Max
01/tCLCL
Oscillator Frequency
0.0
16
MHz
10
t
RLDV
Read Low to Data Valid
200
2.0t
CLCL-50
ns
12
t
RLRH
RD Pulse Width
240
2.0t
CLCL-10
ns
15
tDVWH
Data Valid to WR High
240
2.0tCLCL
ns
16
t
WLWH
WR Pulse Width
240
2.0t
CLCL-10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com