Electronic Components Datasheet Search
  English  ▼

X  

HV7224 Datasheet(PDF) 2 Page - Supertex, Inc

Part # HV7224
Description  40-Channel Symmetric Row Driver
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUTEX [Supertex, Inc]
Direct Link  http://www.supertex.com
Logo SUTEX - Supertex, Inc

HV7224 Datasheet(HTML) 2 Page - Supertex, Inc

  HV7224 Datasheet HTML 1Page - Supertex, Inc HV7224 Datasheet HTML 2Page - Supertex, Inc HV7224 Datasheet HTML 3Page - Supertex, Inc HV7224 Datasheet HTML 4Page - Supertex, Inc HV7224 Datasheet HTML 5Page - Supertex, Inc HV7224 Datasheet HTML 6Page - Supertex, Inc HV7224 Datasheet HTML 7Page - Supertex, Inc  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
2
Symbol
Parameter
Min
Max
Units
Conditions
IDD
VDD supply current
10
mA
fCLK = 3MHz
I
PP
High voltage supply current
2.0
mA
Outputs low or High-Z
4.0
mA
One Output High1
I
DDQ
Quiescent V
DD supply current
100
µA
All V
IN = GND or VDD
VOH
High-level output
HVOUT
190
V
IO= -70mA
Data out
4.5
V
IO= -100µA
V
OL
Low-level output
HV
OUT
50
V
I
O= 70mA
Data out
0.5
V
IO= 100µA
IIH
High-level logic input current
1.0
µAVIH = VDD
I
IL
Low-level logic input current
-1.0
µAVIL = 0V
ISAT
Saturation current HVOUT
P-Ch
-80
mA
N-Ch
75
mA
Note:
1. Only one output can be turned on at a time.
Electrical Characteristics
(over recommended operating conditions of V
DD = 5V, VPP = 240V, and TA = 25°C unless noted)
DC Characteristics
Symbol
Parameter
Min
Max
Units
Conditions
fCLK
Clock frequency
3.0
MHz
t
W (H/L)
Pulse width - clock high or low
150
ns
t
SUD
Data set-up time before clock rises
50
ns
tHD
Data hold time after clock rises
50
ns
t
SUC
HV
OUT delay from clock rises (Hi-Z to H or L)
1.0
µsCL = 330pF // RL = 10kΩ
t
SUE
HV
OUT delay from Output Enable falls
600
ns
C
L = 330pF // RL = 10kΩ
tHC
HVOUT delay from clock rises (H or L to Hi-Z)
2.0
µsCL = 330pF // RL = 10kΩ
t
HE
HV
OUT delay from Output Enable rises
600
ns
C
L = 330pF // RL = 10kΩ
t
DHL
*
Delay time clock to data output falls
250
ns
C
L = 15pF
tDLH
*
Delay time clock to data output rises
250
ns
CL = 15pF
t
ONF
HV
OUT fall time
2.0
µsCL = 330pF // RL = 10kΩ
t
ONR
HV
OUT rise time
2.0
µsCL = 330pF // RL = 10kΩ
tPOW
POL pulse width
3.0
µs
t
OEW
Output Enable pulse width
3.0
µs
Slew rate, V
PP or GND
45
V/µs
One active output driving
4.7nF load
AC Characteristics
* The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is
equal to t
WH.
Therefore the delay is measured from the trailing edge of the clock.
HV7224



Html Pages

1 2 3 4 5 6 7


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com