Electronic Components Datasheet Search
  English  ▼

X  

LTC2055HVCMS8 Datasheet(PDF) 8 Page - Linear Technology

Part # LTC2055HVCMS8
Description  Single/Dual Micropower Zero-Drift Operational Amplifiers
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2055HVCMS8 Datasheet(HTML) 8 Page - Linear Technology

Back Button LTC2055HVCMS8 Datasheet HTML 4Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 5Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 6Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 7Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 8Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 9Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 10Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 11Page - Linear Technology LTC2055HVCMS8 Datasheet HTML 12Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
8
LTC2054/LTC2055
sn20545 20545fas
Clock Feedthrough, Input Bias Current
The LTC2054 and LTC2055 use auto-zeroing circuitry to
achieve an almost zero DC offset over temperature,
common mode voltage, and power supply voltage. The
frequency of the clock used for auto-zeroing is typically
1.0kHz. The term clock feedthrough is broadly used to
indicate visibility of this clock frequency in the op amp
output spectrum. There are typically two types of clock
feedthrough in auto zeroed op amps like the LTC2054/
LTC2055.
The first form of clock feedthrough is caused by the
settling of the internal sampling capacitor and is input
referred; that is, it is multiplied by the closed loop gain of
the op amp. This form of clock feedthrough is independent
of the magnitude of the input source resistance or the
magnitude of the gain setting resistors. The LTC2054/
LTC2055 have a residue clock feedthrough of less then
0.2µVRMS input referred at 1.0kHz.
The second form of clock feedthrough is caused by the
small amount of charge injection occurring during the
sampling and holding of the op amp’s input offset voltage.
The current spikes are multiplied by the impedance seen
at the input terminals of the op amp, appearing at the
output multiplied by the closed loop gain of the op amp. To
reduce this form of clock feedthrough, use smaller valued
gain setting resistors and minimize the source resistance
at the input. If the resistance seen at the inputs is less than
10k, this form of clock feedthrough is less than the amount
of residue clock feedthrough from the first form described
above.
Placing a capacitor across the feedback resistor reduces
either form of clock feedthrough by limiting the bandwidth
of the closed loop gain.
Input bias current is defined as the DC current into the
input pins of the op amp. The same current spikes that
APPLICATIO S I FOR ATIO
0.4µV
10 SEC
2054 G16
1µV
1 SEC
2054 G17
LTC2054/LTC2055 DC to 1Hz Noise
LTC2054/LTC2055 DC to 10Hz Noise



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com