| Electronic Components Datasheet Search |
|
LTC2250 Datasheet(PDF) 5 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2250 Datasheet(HTML) 5 Page - Linear Technology |
|
5 / 24 page ![]() LTC2251/LTC2250 5 22510fa TI I G CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 4) Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All voltage values are with respect to ground with GND and OGND wired together (unless otherwise noted). Note 3: When these pin voltages are taken below GND or above VDD, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above VDD without latchup. Note 4: VDD = 3V, fSAMPLE = 125MHz (LTC2251) or 105MHz (LTC2250), input range = 2VP-P with differential drive, clock duty cycle stabilizer on, unless otherwise noted. Note 5: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band. Note 6: Offset error is the offset voltage measured from –0.5 LSB when the output code flickers between 00 0000 0000 and 11 1111 1111. Note 7: Guaranteed by design, not subject to test. Note 8: VDD = 3V, fSAMPLE = 125MHz (LTC2251) or 105MHz (LTC2250), input range = 1VP-P with differential drive. Note 9: Recommended operating conditions. LTC2251 LTC2250 SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS fs Sampling Frequency (Note 9) ● 1 125 1 105 MHz tL CLK Low Time Duty Cycle Stabilizer Off ● 3.8 4 500 4.5 4.76 500 ns Duty Cycle Stabilizer On ● 3 4 500 3 4.76 500 ns (Note 7) tH CLK High Time Duty Cycle Stabilizer Off ● 3.8 4 500 4.5 4.76 500 ns Duty Cycle Stabilizer On ● 3 4 500 3 4.76 500 ns (Note 7) tAP Sample-and-Hold 0 0 ns Aperture Delay tD CLK to DATA Delay CL = 5pF (Note 7) ● 1.4 2.7 5.4 1.4 2.7 5.4 ns Data Access Time CL = 5pF (Note 7) ● 4.3 10 4.3 10 ns After OE ↓ BUS Relinquish Time (Note 7) ● 3.3 8.5 3.3 8.5 ns Pipeline 5 5 Cycles Latency POWER REQUIRE E TS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 8) LTC2251 LTC2250 SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS VDD Analog Supply (Note 9) ● 2.85 3 3.4 2.85 3 3.4 V Voltage OVDD Output Supply (Note 9) ● 0.5 3 3.6 0.5 3 3.6 V Voltage IVDD Supply Current ● 132 156 107 126 mA PDISS Power Dissipation ● 395 468 320 378 mW PSHDN Shutdown Power SHDN = H, 2 2 mW OE = H, No CLK PNAP Nap Mode Power SHDN = H, 15 15 mW OE = L, No CLK |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |