LTC2289 datasheet(9/24 Pages) LINER

9 / 24 page

LTC2289

2289fa

SHDNA (Pin 59): Channel A Shutdown Mode Selection

Pin. Connecting SHDNA to GND and OEA to GND results

in normal operation with the outputs enabled. Connecting

SHDNA to GND and OEA to VDD results in normal opera-

tion with the outputs at high impedance. Connecting

SHDNA to VDD and OEA to GND results in nap mode with

the outputs at high impedance. Connecting SHDNA to VDD

and OEA to VDD results in sleep mode with the outputs at

high impedance.

MODE (Pin 60): Output Format and Clock Duty Cycle

Stabilizer Selection Pin. Note that MODE controls both

channels. Connecting MODE to GND selects offset binary

output format and turns the clock duty cycle stabilizer off.

1/3 VDD selects offset binary output format and turns the

clock duty cycle stabilizer on. 2/3 VDD selects 2’s comple-

ment output format and turns the clock duty cycle stabi-

PI FU CTIO S

lizer on. VDD selects 2’s complement output format and

turns the clock duty cycle stabilizer off.

VCMA (Pin 61): Channel A 1.5V Output and Input Common

Mode Bias. Bypass to ground with 2.2

µF ceramic chip

capacitor. Do not connect to VCMB.

SENSEA (Pin 62): Channel A Reference Programming Pin.

Connecting SENSEA to VCMA selects the internal reference

and a

±0.5V input range. VDD selects the internal reference

and a

±1V input range. An external reference greater than

0.5V and less than 1V applied to SENSEA selects an input

range of

±VSENSEA. ±1V is the largest valid input range.

GND (Exposed Pad) (Pin 65): ADC Power Ground. The

Exposed Pad on the bottom of the package needs to be

soldered to ground.

FUNCTIONAL BLOCK DIAGRA

Figure 1. Functional Block Diagram (Only One Channel is Shown)

SHIFT REGISTER

AND CORRECTION

DIFF

REF

AMP

REF

BUF

2.2

µF

µF1µF

0.1

µF

INTERNAL CLOCK SIGNALS

REFH

REFL

CLOCK/DUTY

CYCLE

CONTROL

RANGE

SELECT

1.5V

REFERENCE

FIRST PIPELINED

ADC STAGE

FIFTH PIPELINED

ADC STAGE

SIXTH PIPELINED

ADC STAGE

FOURTH PIPELINED

ADC STAGE

SECOND PIPELINED

ADC STAGE

REFH

REFL

CLK

MODE

OGND

OVDD

2289 F01

INPUT

S/H

SENSE

VCM

AIN

–

AIN

2.2

µF

THIRD PIPELINED

ADC STAGE

OUTPUT

DRIVERS

CONTROL

LOGIC

SHDN

•

LTC2289 Datasheet(PDF) 9 Page - Linear Technology

LTC2289 Datasheet(HTML) 9 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL