| Electronic Components Datasheet Search |
|
AI325 Datasheet(PDF) 3 Page - A1 PROs co., Ltd. |
|
|
|||||||||||||||||||||||||||||
AI325 Datasheet(HTML) 3 Page - A1 PROs co., Ltd. |
|
3 / 8 page ![]() 3 Ai325 Bias Condition DC Characteristics Parameter Symbol Min. Typ. Max. Unit Output amplifier drain current IDD - 3 - § Ì Driving Condition Parameter Symbol Min. Typ. Max. Unit Vertical clock high voltage ¥ Õ VH1, VH3 14.5 15.0 15.5 V Vertical clock middle voltage ¥ Õ VM1, 2, 3, 4 -0.2 0.0 0.2 Vertical clock low voltage -9.0 -8.5 -8.0 Horizontal clock high voltage 4.5 5.0 5.5 Horizontal clock low voltage -0.5 0.0 0.5 RG clock voltage difference 4.7 5.0 5.3 Substrate clock voltage 23 24 25 ¥ Õ VL1, 2, 3, 4 ¥ Õ HH1, 2 ¥ Õ HL1, 2 ¥ Õ RGHL ¥ Õ VSUB V V V V V V Parameter Symbol Min. Typ. Max. Unit Output amplifier drain voltage Vdd 14.5 15.0 15.5 V Output amplifier gate voltage Vgg 1.5 2.0 2.5 V Output amplifier source voltage Vss Ground through 680¥ ØResistor, ¡ ¾ 5% Substrate voltage adjustment range Vsub 15 V Fluctuation range after substrate voltage adjustment ¡ â Vsub V Protection bias Vp Set to low level of vertical transfer clock Remark Reset gate clock voltage adjustment range Vrgl V Fluctuation range after reset gate voltage adjustment ¡ â Vrgl % 5 1 -1 3 -3 4 0 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |