TMS320C10 datasheet(27/61 Pages) TI

27 / 61 page

2–9

2.15.2

Primary DX Word Bit Pattern

A/D OR D/A MSB

1st bit sent

1st bit sent of 2nd byte

A/D or D/A LSB

↓

↓↓

D15

D14

D13

D12

D11

D10

Table 2–2. Primary DX Serial Communication Protocol

FUNCTIONS

D15 (MSB)-D2

→ DAC Register.

→ TX(A), RA → RX(A) (see Figure 2–1).

→ TX(B), RB → RX(B) (see Figure 2–1).

D15 (MSB)-D2

→ DAC Register.

TA+TA

′ → TX(A), RA+RA′ → RX(A) (see Figure 2–1).

→ TX(B), RB → RX(B) (see Figure 2–1).

The next D/A and A/D conversion period is changed by the addition of TA

′ and RA′ master clock cycles,

in which TA

′ and RA′ can be positive, negative, or zero (refer to Table 2–4, AIC Responses to Improper

Conditions).

D15 (MSB)-D2

→ DAC Register.

TA–TA

′ → TX(A), RA–RA′ → RX(A) (see Figure 2–1).

→ TX(B), RB → RX(B) (see Figure 2–1).

The next D/A and A/D conversion period is changed by the subtraction of TA

′ and RA′ master clock cycles,

in which TA

′ and RA′ can be positive, negative, or zero (refer to Table 2–4, AIC Responses to Improper

Conditions).

D15 (MSB)-D2

→ DAC Register.

→ TX(A), RA → RX(A) (see Figure 2–1).

→ TX(B), RB → RX(B) (see Figure 2–1).

After a delay of four shift cycles, a secondary transmission follows to program the AIC to operate in the

desired configuration. In the telephone interface mode, data on DATA-DR is routed to DR (Serial Data

Output) during secondary transmission.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (primary communications)

to the AIC initiates secondary communications upon completion of the primary communications. When the

primary communication is complete, FSX remains high for four shift clock cycles and then goes low and initiates

the secondary communication. The timing specifications for the primary and secondary communications are

identical. In this manner, the secondary communication, if initiated, is interleaved between successive primary

communications. This interleaving prevents the secondary communication from interfering with the primary

communications and DAC timing. This prevents the AIC from skipping a DAC output. FSR is not asserted during

secondary communications activity. However, in the dual-word (telephone interface) mode, FSD is asserted

during secondary communications but not during primary communications.

TMS320C10 Datasheet(PDF) 27 Page - Texas Instruments

TMS320C10 Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL