| Electronic Components Datasheet Search |
|
TSB41LV02APAP Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TSB41LV02APAP Datasheet(HTML) 13 Page - Texas Instruments |
|
13 / 50 page ![]() TSB41LV02A IEEE 1394a TWO PORT CABLE TRANSCEIVER/ARBITER SLLS400A – JANUARY 2000 – REVISED MAY 2000 13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics over recommended ranges of operating conditions (unless otherwise noted) (continued) thermal characteristics PARAMETER TEST CONDITION† MIN TYP MAX UNIT R θJA Junction-to-free-air thermal resistance Board mounted, no air flow, high conductivity TI recommended test board chip soldered or greased to 25.2 °C/W R θJC Junction-to-case-thermal resistance recommended test board, chi soldered or greased to thermal land with 1 oz. copper 1.2 °C/W R θJA Junction-to-free-air thermal resistance Board mounted, no air flow, high conductivity TI recommended test board with thermal land but no solder 56.8 °C/W R θJC Junction-to-case-thermal resistance or grease thermal connection to thermal land with 1 oz. copper 1.2 °C/W R θJA Junction-to-free-air thermal resistance Board mounted, no air flow, JEDEC test board with 1 oz. 61.6 °C/W R θJC Junction-to-case-thermal resistance copper 1.2 °C/W † Use of the thermally-enhanced PowerPAD PAP package is assumed in all three test conditions. switching characteristics PARAMETER TEST CONDITION MIN TYP MAX UNIT Jitter, transmit Between TPA and TPB ±0.15 ns Skew, transmit Between TPA and TPB ±0.10 ns tr TP differential rise time, transmit 10% to 90%, At 1394 connector 0.5 1.2 ns tf TP differential fall time, transmit 90% to 10%, At 1394 connector 0.5 1.2 ns tsu Setup time, CTL0, CTL1, D1–D7, LREQ to SYSCLK 50% to 50%, See Figure 2 5 ns th Hold time, CTL0, CTL1, D1–D7, LREQ after SYSCLK 50% to 50%, See Figure 2 2 ns td Delay time, SYSCLK to CTL0, CTL1, D1–D7 50% to 50%, See Figure 3 2 11 ns PARAMETER MEASUREMENT INFORMATION TPAx+ TPBx+ TPAx– TPBx– 56 Ω Figure 1. Test Load Diagram th tsu Dx, CTLx, LREQ SYSCLK Figure 2. Dx, CTLx, LREQ Input Setup and Hold Time Waveforms |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |