LTC3601IMSE datasheet(16/24 Pages) LINER

16 / 24 page

LTC3601

3601f

The RDS(ON)forboththetopandbottomMOSFETscanbe

obtained from the Typical Performance Characteristics

curves. Thus to obtain I2R loss:

“I2R LOSS” = IOUT2 · (RSW + RL)

2. The internal LDO supplies the power to the INTVCC rail.

The total power loss here is the sum of the switching

losses and quiescent current losses from the control

circuitry.

Each time a power MOSFET gate is switched from low

to high to low again, a packet of charge dQ moves

from VIN to ground. The resulting dQ/dt is a current

out of INTVCC that is typically much larger than the DC

control bias current. In continuous mode, IGATECHG

= f(QT + QB), where QT and QB are the gate charges

of the internal top and bottom power MOSFETs and f

is the switching frequency. For estimation purposes,

(QT + QB) on the LTC3601 is approximately 1nC.

To calculate the total power loss from the LDO load,

simply add the gate charge current and quiescent cur-

rent and multiply by VIN:

PLDO = (IGATECHG + IQ) • VIN

3. Other “hidden” losses such as transition loss, cop-

per trace resistances, and internal load currents can

account for additional efﬁciency degradations in the

overall power system. Transition loss arises from the

brief amount of time the top power MOSFET spends in

the saturated region during switch node transitions. The

LTC3601 internal power devices switch quickly enough

that these losses are not signiﬁcant compared to other

sources.

Other losses, including diode conduction losses during

dead time and inductor core losses, generally account

for less than 2% total additional loss.

APPLICATIONS INFORMATION

Thermal Considerations

The LTC3601 requires the exposed package backplane

metal (PGND pin on the QFN, SGND pin on the MSOP

package) to be well soldered to the PC board to provide

good thermal contact. This gives the QFN and MSOP

packages exceptional thermal properties, compared to

other packages of similar size, making it difﬁcult in normal

operation to exceed the maximum junction temperature

of the part. In many applications, the LTC3601 does not

dissipate much heat due to its high efﬁciency and low

thermal resistance package backplane. However, in applica-

tions in which the LTC3601 is running at a high ambient

temperature, high input voltage, high switching frequency,

and maximum output current, the heat dissipated may

exceed the maximum junction temperature of the part. If

the junction temperature reaches approximately 150°C,

both power switches will be turned off until temperature

decreases approximately 10°C.

Thermal analysis should always be performed by the user

to ensure the LTC3601 does not exceed the maximum

junction temperature.

The temperature rise is given by:

TRISE = PDθJA

where PD is the power dissipated by the regulator and θJA

is the thermal resistance from the junction of the die to

the ambient temperature.

Consider the example in which an LTC3601EUD is operat-

ing with IOUT = 1.5A, VIN = 12V, f = 4MHz, VOUT = 1.8V,

and an ambient temperature of 70°C. From the Typical

Performance Characteristics section the RDS(ON) of the top

switch is found to be nominally 130mΩ while that of the

bottom switch is nominally 100mΩ yielding an equivalent

power MOSFET resistance RSW of:

RDS(ON)TOP • 1.8/12 + RDS(ON)BOT • 10.2/12 = 105mΩ.

LTC3601IMSE Datasheet(PDF) 16 Page - Linear Technology

LTC3601IMSE Datasheet(HTML) 16 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL