Electronic Components Datasheet Search
  English  ▼

X  

PCF2119DU/2/2 Datasheet(PDF) 39 Page - NXP Semiconductors

Part # PCF2119DU/2/2
Description  LCD controllers/drivers
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2119DU/2/2 Datasheet(HTML) 39 Page - NXP Semiconductors

Back Button PCF2119DU/2/2 Datasheet HTML 35Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 36Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 37Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 38Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 39Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 40Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 41Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 42Page - NXP Semiconductors PCF2119DU/2/2 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 79 page
background image
PCF2119X_5
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 13 August 2009
39 of 79
NXP Semiconductors
PCF2119x
LCD controllers/drivers
11. Basic architecture
11.1 Parallel interface
The PCF2119x can send data in either two 4-bit operations or one 8-bit operation and can
thus interface to 4-bit or 8-bit microcontrollers.
In 8-bit mode data is transferred as 8-bit bytes using the 8 ports DB7 to DB0. Three
further control lines E, RS and R/W are required.
In 4-bit mode data is transferred in two cycles of 4 bits each using ports DB7 to DB4 for
the transaction. The higher order bits (corresponding to range of bit 7 to bit 4 in 8-bit
mode) are sent in the first cycle and the lower order bits (bit 3 to bit 0 in 8-bit mode) in the
second cycle. Data transfer is complete after two 4-bit data transfers. It should be noted
that two cycles are also required for the busy flag check. 4-bit operation is selected by
instruction (see Figure 23 to Figure 25 for examples of bus protocol).
In 4-bit mode, ports DB3 to DB0 must be left open-circuit. They are pulled up to VDD
internally.
Fig 23. 4-bit transfer example
mga804
RS
E
DB7
R/W
DB6
DB5
DB4
instruction
write
busy flag and
address counter read
data register
read
IR7
IR3
BF
AC3
DR7
DR3
IR6
IR2
AC6
AC2
DR6
DR2
IR5
IR1
AC5
AC1
DR5
DR1
IR4
IR0
AC4
AC0
DR4
DR0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com