Electronic Components Datasheet Search
  English  ▼

X  

33879 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

Part # 33879
Description  Configurable Octal Serial Switch with Open Load Detect Current Disable
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33879 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button 33879 Datasheet HTML 6Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 7Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 8Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 9Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 10Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 11Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 12Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 13Page - Freescale Semiconductor, Inc 33879 Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
Analog Integrated Circuit Device Data
10
Freescale Semiconductor
33879
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 5. Dynamic Electrical Characteristics
Characteristics noted under conditions 3.1 V
≤ VDD ≤ 5.5 V, 5.5 V ≤ VPWR ≤ 18 V, -40°C ≤ TC ≤ 125°C, unless otherwise noted.
Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25°C.
Characteristic
Symbol
Min
Typ
Max
Unit
POWER OUTPUT TIMING
Output Slew Rate Low Side Configuration(11)
RLOAD = 620Ω, CL = 200pF
tSR(RISE)
0.1
0.5
1.0
V/
μs
Output Slew Rate Low Side Configuration(11)
RLOAD = 620 Ω, CL = 200 pF
tSR(FALL)
0.1
0.5
1.0
V/
μs
Output Rise Time High Side Configuration(11)
RLOAD = 620 Ω, CL = 200 pF
tSR(RISE)
0.1
0.3
1.0
V/
μs
Output Fall Time High Side Configuration(11)
RLOAD = 620 Ω, CL = 200 pF
tSR(FALL)
0.1
0.3
1.0
V/
μs
Output Turn ON Delay Time, High Side and Low Side Configuration(12)
tDLY(ON)
1.0
15
50
μs
Output Turn OFF Delay Time, High Side and Low Side Configuration(12)
tDLY(OFF)
1.0
30
100
μs
Output Fault Delay Time(13)
tFAULT
100
300
μs
Power-ON Reset Delay
Delay Time Required from Rising Edge of EN and VDD to SPI Active
tPOR
100
μs
Low-State Duration on VDD or EN for Reset
VDD or EN ≤ 0.2 V
tRESET
100
µs
Notes
11.
Output slew rate respectively measured across a 620
Ω resistive load at 10 to 90 percent and 90 to 10 percent voltage points.
CL capacitor is connected from Drain or Source output to Ground.
12.
Output turn ON and OFF delay time measured from 50 percent rising edge of CS to the beginning of the 10 and 90 percent transition
points.
13.
Duration of fault before fault bit is set. Duration between access times must be greater than 300
μs to read faults.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com