 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADE5169 Datasheet(PDF) 14 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE5169 Datasheet(HTML) 14 Page - Analog Devices |
|
|
14 / 156 page  ADE5166/ADE5169/ADE5566/ADE5569 Rev. B | Page 14 of 156 Table 10. SPI Slave Mode Timing Parameters (SPICPHA = 0) Parameter Description Min Typ Max Unit t SS SS to SCLK edge 145 ns tSL SCLK low pulse width 6 × tCORE1 ns tSH SCLK high pulse width 6 × tCORE1 ns tDAV Data output valid after SCLK edge 25 ns tDSU Data input setup time before SCLK edge 0 ns tDHD Data input hold time after SCLK edge 2 × tCORE1+ 0.5 μs tDF Data output fall time 19 ns tDR Data output rise time 19 ns tSR SCLK rise time 19 ns tSF SCLK fall time 19 ns tDOSS Data output valid after SS edge 0 ns tSFS SS high after SCLK edge 0 ns 1 tCORE depends on the clock divider or the CD bits of the POWCON SFR, Address 0xC5[2:0] (see Table 26); tCORE = 2CD/4.096 MHz. MSB MOSI BITS[6:1] tDHD tDSU LSB IN BITS[6:1] LSB tDR tDF tDAV MISO tSR tSF tSFS tSS SCLK (SPICPOL = 1) SCLK (SPICPOL = 0) SS tSH tSL tDOSS MSB IN Figure 8. SPI Slave Mode Timing (SPICPHA = 0) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
