Electronic Components Datasheet Search
  English  ▼

X  

MSO8000 Datasheet(PDF) 6 Page - Agilent(Hewlett-Packard)

Part # MSO8000
Description  FPGA Dynamic Probe for Xilinx
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HP [Agilent(Hewlett-Packard)]
Direct Link  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

MSO8000 Datasheet(HTML) 6 Page - Agilent(Hewlett-Packard)

  MSO8000 Datasheet HTML 1Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 2Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 3Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 4Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 5Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 6Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 7Page - Agilent(Hewlett-Packard) MSO8000 Datasheet HTML 8Page - Agilent(Hewlett-Packard)  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
A quick tour of the application (continued)
Setup complete: Make measurements
Quickly change which signal bank
is routed to the MSO. A single
mouse click tells the LAI core
to switch to the newly specified
signal bank without any impact
to the timing of your design. To
make measurements throughout
your FPGA, change signal banks
as often as needed. With each
new selection of a signal bank,
FPGA Dynamic Probe updates
new signal names from your
design to the MSO. User-definable
signal bank names make it
straight forward to select a part
of your design to measure.
Correlate internal FPGA activity with
external measurements
View internal FPGA activity and
time-correlate internal FPGA
measurements with external
analog and digital events in
the surrounding system. FPGA
Dynamic Probe unlocks the power
of the MSO for system-level debug
with FPGAs.
Make state measurements
with your MSO
MSOs incorporate some logic
analysis state capabilities useful
for making FPGA measurements.
Using pattern trigger, setup a
state trigger on LAI clock output
edge and desired digital pattern.
After acquiring the data, use the
post-processing “State clock”
feature to transform the timing
waveforms into state waveforms.
Valid states are shown and
invalid states are filtered. Any of
the 16 digital channels or any of
the analog channels can be set as
the state clock. Using an analog
channel state clock allows you to
retain all 16 digital channels for
bus measurement.
6



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com