Electronic Components Datasheet Search
  English  ▼

X  

ST7533 Datasheet(PDF) 17 Page - Sitronix Technology Co., Ltd.

Part # ST7533
Description  33 x 96 Dot Matrix LCD Controller/Driver
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7533 Datasheet(HTML) 17 Page - Sitronix Technology Co., Ltd.

Back Button ST7533 Datasheet HTML 13Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 14Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 15Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 16Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 17Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 18Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 19Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST7533 Datasheet HTML 21Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 60 page
background image
ST7533
Ver 1.0
17/60
2003/07/21
The Display Data Latch Circuit
The display data latch circuit is a latch that temporarily stores
the display data that is output to the liquid crystal
driver circuit from the display data RAM.
Because the display normal/reverse status, display ON/OFF
status, and display all points ON/OFF commands control
only the data within the latch, they do not change
the data within the display data RAM itself.
The Oscillator Circuit
This is a CR-type oscillator that produces the display clock.
The oscillator circuit is only enabled when M/S= “H” and CLS
= “H”.
When CLS = “L” the oscillation stops, and the external
clock is input through the CL terminal.
Display Timing Generator Circuit
The display timing generator circuit generates the timing
signal to the line address circuit and the display data latch
circuit using the display clock. The display data is latched into
the display data latch circuit synchronized with the display
clock, and is output to the data driver output terminal.
Reading to the display data liquid crystal driver circuits is
completely independent of accesses to the display data RAM
by the MPU. Consequently, even if the display data RAM is
accessed asynchronously during liquid crystal display, there
i s ab solutely no adverse effe ct (such as
flickering) on the display.
Moreover, the display timing generator circuit generates the
common timing and the liquid crystal alternating current
signal (FR) from the display clock. It generates a drive wave
form using a 2 frame alternating current drive method, as is
shown in Figure 5, for the liquid crystal drive circuit.
Two-frame alternating current drive waveform
32
33
1
2
3
4
5
6
28
29
30
31
32
33
1
2
3
4
5
6
VDD
V1
V4
V5
COM0
VDD
V1
V4
V5
COM1
V5
V3
V2
VDD
RAM
Data
SEGn
FR
CL
Figure 5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com