Electronic Components Datasheet Search
  English  ▼

X  

BU9796FS Datasheet(PDF) 2 Page - Rohm

Part # BU9796FS
Description  LCD Segment Driver series 80-segment Drivers (20SEG횞4COM)
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ROHM [Rohm]
Direct Link  http://www.rohm.com
Logo ROHM - Rohm

BU9796FS Datasheet(HTML) 2 Page - Rohm

  BU9796FS Datasheet HTML 1Page - Rohm BU9796FS Datasheet HTML 2Page - Rohm BU9796FS Datasheet HTML 3Page - Rohm BU9796FS Datasheet HTML 4Page - Rohm BU9796FS Datasheet HTML 5Page - Rohm BU9796FS Datasheet HTML 6Page - Rohm BU9796FS Datasheet HTML 7Page - Rohm BU9796FS Datasheet HTML 8Page - Rohm BU9796FS Datasheet HTML 9Page - Rohm Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Technical Note
2/11
BU9796FS
www.rohm.com
2009.05 - Rev.A
© 2009 ROHM Co., Ltd. All rights reserved.
●Electrical Characteristics
DC Characteristics (VDD=2.5~5.5V, VLCD=0V, VSS=0V, Ta=-40~85degree, unless otherwise specified)
Parameter
Symbol
Limit
Unit
Condition
MIN
TYP
MAX
“H” level input voltage
VIH
0.7VDD
-
VDD
V
“L” level input voltage
VIL
VSS
-
0.3VDD
V
“H” level input current
IIH
-
-
1
uA
“L” level input current
IIL
-1
-
-
uA
LCD Driver
on resistance
SEG
RON
-
3
-
k
Ω
Iload=±10uA
COM
RON
-
3
-
k
Ω
VLCD supply voltage
VLCD
0
-
VDD-2.4
V
VDD-VLCD≧2.4V
Standby current
IDD1
-
-
5
uA
Display off, Oscillation off
Power consumption
IDD2
-
12.5
30
uA
VDD=3.3V, VLCD=0V, Ta=25degree
Power save mode SR = Power save mode1,
Power save mode FR = Power save mode1
1/3 bias, Frame inverse
Frame frequency
fCLK
56
80
104
Hz
Power save mode FR = Normal mode
MPU interface Characteristics (VDD=2.5~5.5V, VLCD=0V, VSS=0V, Ta=-40~85degree, unless otherwise specified)
Parameter
Symbol
Limit
Unit
Condition
MIN.
TYP.
MAX.
Input rise time
tr
-
-
0.3
us
Input fall time
tf
-
-
0.3
us
SCL cycle time
tSCYC
2.5
-
-
us
“H” SCL pulse width
tSHW
0.6
-
-
us
“L” SCL pulse width
tSLW
1.3
-
-
us
SDA setup time
tSDS
100
-
-
ns
SDA hold time
tSDH
100
-
-
ns
Buss free time
tBUF
1.3
-
-
us
START condition hold time
tHD;STA
0.6
-
-
us
START condition setup time
tSU;STA
0.6
-
-
us
STOP condition setup time
tSU;STO
0.6
-
-
us
Fig. 1 interface timing
t BUF
SDA
SCL
tSDH
SDA
tHD;STA
t LW
t r
t HW
t f
t SDS
t SU;STA
tSU;STO
t cyc
t r



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com