Electronic Components Datasheet Search
  English  ▼

X  

X20C04DI Datasheet(PDF) 3 Page - Xicor Inc.

Part # X20C04DI
Description  Nonvolatile Static RAM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X20C04DI Datasheet(HTML) 3 Page - Xicor Inc.

  X20C04DI Datasheet HTML 1Page - Xicor Inc. X20C04DI Datasheet HTML 2Page - Xicor Inc. X20C04DI Datasheet HTML 3Page - Xicor Inc. X20C04DI Datasheet HTML 4Page - Xicor Inc. X20C04DI Datasheet HTML 5Page - Xicor Inc. X20C04DI Datasheet HTML 6Page - Xicor Inc. X20C04DI Datasheet HTML 7Page - Xicor Inc. X20C04DI Datasheet HTML 8Page - Xicor Inc. X20C04DI Datasheet HTML 9Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
X20C04
3
Power-Up Recall
Upon power-up (VCC), the X20C04 performs an auto-
matic array recall. When VCC minimum is reached, the
recall is initiated, regardless of the state of
CE, OE, WE
and
NE.
Write Protection
The X20C04 has five write protect features that are
employed to protect the contents of both the nonvolatile
memory and the RAM.
•VCC Sense—All functions are inhibited when VCC is
≤ 3.5V.
• A RAM write is required before a Store Cycle is
initiated.
• Write Inhibit—Holding either
OE LOW, WE HIGH,
CE HIGH, or NE HIGH during power-up and power-
down will prevent an inadvertent store operation.
• Noise Protection—A combined
WE, NE, OE and
CE pulse of less than 20ns will not initiate a Store
Cycle.
• Noise Protection—A combined
WE, NE, OE and
CE pulse of less than 20ns will not initiate a recall
cycle.
DEVICE OPERATION
The
CE, OE, WE and NE inputs control the X20C04
operation. The X20C04 byte-wide NOVRAM uses a
2-line control architecture to eliminate bus contention in
a system environment. The I/O bus will be in a high
impedance state when either
OE or CE is HIGH, or
when
NE is LOW.
RAM Operations
RAM read and write operations are performed as they
would be with any static RAM. A read operation requires
CE and OE to be LOW with WE and NE HIGH. A write
operation requires
CE and WE to be LOW with NE
HIGH. There is no limit to the number of read or write
operations performed to the RAM portion of the X20C04.
Nonvolatile Operations
With
NE LOW, recall operation is performed in the same
manner as RAM read operation. A recall operation
causes the entire contents of the E2PROM to be written
into the RAM array. The time required for the operation
to complete is 5
µs or less. A store operation causes the
entire contents of the RAM array to be stored in the
nonvolatile E2PROM. The time for the operation to
complete is 5ms or less.
SYMBOL TABLE
WAVEFORM
INPUTS
OUTPUTS
Must be
steady
Will be
steady
May change
from LOW
to HIGH
Will change
from LOW
to HIGH
May change
from HIGH
to LOW
Will change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
Changing:
State Not
Known
N/A
Center Line
is High
Impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com