Electronic Components Datasheet Search
  English  ▼

X  

X24042PI Datasheet(PDF) 7 Page - Xicor Inc.

Part # X24042PI
Description  Serial E2PROM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X24042PI Datasheet(HTML) 7 Page - Xicor Inc.

Back Button X24042PI Datasheet HTML 3Page - Xicor Inc. X24042PI Datasheet HTML 4Page - Xicor Inc. X24042PI Datasheet HTML 5Page - Xicor Inc. X24042PI Datasheet HTML 6Page - Xicor Inc. X24042PI Datasheet HTML 7Page - Xicor Inc. X24042PI Datasheet HTML 8Page - Xicor Inc. X24042PI Datasheet HTML 9Page - Xicor Inc. X24042PI Datasheet HTML 10Page - Xicor Inc. X24042PI Datasheet HTML 11Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
X24042
7
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24042
S
T
A
R
T
SLAVE
ADDRESS
S
S
T
O
P
P
A
C
K
DATA
READ OPERATIONS
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of the
slave address is set to a one. There are three basic read
operations: current address read, random read and
sequential read.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condition
during the ninth cycle or hold SDA HIGH during the ninth
clock cycle and then issue a stop condition.
Current Address Read
Internally the X24042 contains an address counter that
maintains the address of the last word accessed,
incremented by one. Therefore, if the last access (either
a read or write) was to address n, the next read operation
would access data from address n + 1. Upon receipt of
the slave address with R/
W set to one, the X24042
issues an acknowledge and transmits the eight bit word.
The read operation is terminated by the master; by not
responding with an acknowledge and by issuing a stop
condition. Refer to Figure 7 for the sequence of address,
acknowledge and data transfer.
Random Read
Random read operations allow the master to access any
memory location in a random manner. Prior to issuing
the slave address with the R/
W bit set to one, the master
must first perform a “dummy” write operation. The mas-
ter issues the start condition, and the slave address
followed by the word address it is to read. After the word
address acknowledge, the master immediately reissues
the start condition and the slave address with the R/
W bit
set to one. This will be followed by an acknowledge from
the X24042 and then by the eight bit word. The read
operation is terminated by the master; by not responding
with an acknowledge and by issuing a stop condition.
Refer to Figure 8 for the address, acknowledge and data
transfer sequence.
Figure 7. Current Address Read
3849 FHD F13
Figure 8. Random Read
3849 FHD F14
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24042
S
T
A
R
T
SLAVE
ADDRESS
S
A
C
K
S
T
A
R
T
S
WORD
ADDRESS n
A
C
K
SLAVE
ADDRESS
DATA n
A
C
K
S
T
O
P
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com