| Electronic Components Datasheet Search |
|
AM1806 Datasheet(PDF) 201 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM1806 Datasheet(HTML) 201 Page - Texas Instruments |
|
201 / 241 page ![]() AM1806 www.ti.com SPRS658B – FEBRUARY 2010 – REVISED MAY 2010 6.22.2 uPP Electrical Data/Timing Table 6-94. Timing Requirements for uPP (see Figure 6-61, Figure 6-62, Figure 6-63, Figure 6-64) 1.3V, 1.2V 1.1V 1.0V NO. PARAMETER UNIT MIN MAX MIN MAX MIN MAX SDR mode 13.33 20 26.66 ns 1 tc(INCLK) Cycle time, CHn_CLK DDR mode 26.66 40 53.33 SDR mode 5 8 10 ns 2 tw(INCLKH) Pulse width, CHn_CLK high DDR mode 10 16 20 SDR mode 5 8 10 ns 3 tw(INCLKL) Pulse width, CHn_CLK low DDR mode 10 16 20 4 tsu(STV-INCLKH) Setup time, CHn_START valid before CHn_CLK high 4 5.5 6.5 ns 5 th(INCLKH-STV) Hold time, CHn_START valid after CHn_CLK high 0.8 0.8 0.8 ns 6 tsu(ENV-INCLKH) Setup time, CHn_ENABLE valid before CHn_CLK high 4 5.5 6.5 ns 7 th(INCLKH-ENV) Hold time, CHn_ENABLE valid after CHn_CLK high 0.8 0.8 0.8 ns Setup time, CHn_DATA/XDATA valid before CHn_CLK 8 tsu(DV-INCLKH) 4 5.5 6.5 ns high 9 th(INCLKH-DV) Hold time, CHn_DATA/XDATA valid after CHn_CLK high 0.8 0.8 0.8 ns 10 tsu(DV-INCLKL) Setup time, CHn_DATA/XDATA valid before CHn_CLK low 4 5.5 6.5 ns 11 th(INCLKL-DV) Hold time, CHn_DATA/XDATA valid after CHn_CLK low 0.8 0.8 0.8 ns 19 tsu(WTV-INCLKL) Setup time, CHn_WAIT valid before CHn_CLK high 10 12 14 ns 20 th(INCLKL-WTV) Hold time, CHn_WAIT valid after CHn_CLK high 0.8 0.8 0.8 ns 21 tc(2xTXCLK) Cycle time, 2xTXCLK input clock(1) 6.66 10 13.33 ns (1) 2xTXCLK is an alternate transmit clock source that must be at least 2 times the required uPP transmit clock rate (as it is is divided down by 2 inside the uPP). 2xTXCLK has no specified skew relationship to the CHn_CLOCK and therefore is not shown in the timing diagram. Table 6-95. Switching Characteristics Over Recommended Operating Conditions for uPP 1.3V, 1.2V 1.1V 1.0V NO. PARAMETER UNIT MIN MAX MIN MAX MIN MAX SDR mode 13.33 20 26.66 ns 12 tc(OUTCLK) Cycle time, CHn_CLK DDR mode 26.66 40 53.33 SDR mode 5 8 10 ns 13 tw(OUTCLKH) Pulse width, CHn_CLK high DDR mode 10 16 20 SDR mode 5 8 10 ns 14 tw(OUTCLKL) Pulse width, CHn_CLK low DDR mode 10 16 20 15 td(OUTCLKH-STV) Delay time, CHn_START valid after CHn_CLK high 2 11 2 15 2 21 ns 16 td(OUTCLKH-ENV) Delay time, CHn_ENABLE valid after CHn_CLK high 2 11 2 15 2 21 ns 17 td(OUTCLKH-DV) Delay time, CHn_DATA/XDATA valid after CHn_CLK high 2 11 2 15 2 21 ns 18 td(OUTCLKL-DV) Delay time, CHn_DATA/XDATA valid after CHn_CLK low 2 11 2 15 2 21 ns Copyright © 2010, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 201 Submit Documentation Feedback Product Folder Link(s): AM1806 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |