Electronic Components Datasheet Search
  English  ▼

X  

ADS5484 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # ADS5484
Description  16-Bit, 170/200-MSPS Analog-to-Digital Converters
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS5484 Datasheet(HTML) 7 Page - Texas Instruments

Back Button ADS5484 Datasheet HTML 3Page - Texas Instruments ADS5484 Datasheet HTML 4Page - Texas Instruments ADS5484 Datasheet HTML 5Page - Texas Instruments ADS5484 Datasheet HTML 6Page - Texas Instruments ADS5484 Datasheet HTML 7Page - Texas Instruments ADS5484 Datasheet HTML 8Page - Texas Instruments ADS5484 Datasheet HTML 9Page - Texas Instruments ADS5484 Datasheet HTML 10Page - Texas Instruments ADS5484 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 37 page
background image
N+1
N+2
N+6
t
CLKH
t
CLKL
N+3
N+4
N+5
t
DRY
t
DATA
Sample
N
T0158-02
Latency = 5 Clock Cycles
Dx_y_P
Dx_y_M
CLKM
CLKP
DRY_M
DRY_P
Sampling
Clock Input
Data Clock
Output
Output Data
O
O
O
O
O
O
O
E
E
E
E
E
E
E
N
N – 1
E = Even Bits = B0, B2, B4, B6, B8, B10, B12, B14
O = Odd Bits = B1, B3, B5, B7, B9, B11, B13, B15
Dx_y_P/M are LVDS outputs that have two bits per pair (EVEN and ODD). The values for x and y are 0_1, 2_3, 4_5, ... 14_15.
Aperture
Delay
t
a
ADS5484
ADS5485
www.ti.com ............................................................................................................................................... SLAS610C – AUGUST 2008 – REVISED OCTOBER 2009
TIMING INFORMATION
Figure 1. Timing Diagram
TIMING CHARACTERISTICS
(1)
Typical values at TA = 25°C: minimum and maximum values over full temperature range TMIN = –40°C to TMAX = 85°C,
sampling rate = max rated, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-VPP differential clock,
unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ta
Aperture delay
200
ps
Aperture jitter, rms
Internal jitter of the ADC
80
fs
Latency
5
cycles
tCLK
Clock period
1e9/CLK
100
ns
CLK = max rated clock for that part
tCLKH
Clock pulse duration, high
0.5e9/CLK
50
ns
number
tCLKL
Clock pulse duration, low
0.5e9/CLK
50
ns
tDRY
CLK to DRY delay time(2)
1500
1900
2300
ps
Zero crossing, 5-pF parasitic to GND
tDATA
CLK to DATA delay time(2)
1400
1900
2400
ps
tSKEW
DATA to DRY skew
tDATA – tDRY, 5-pF parasitic to GND
–500
0
500
ps
tRISE
DRY/DATA rise time
500
ps
5-pF parasitic to GND
tFALL
DRY/DATA fall time
500
ps
(1)
Timing parameters are assured by design or characterization, but not production tested.
(2)
DRY and DATA are updated on the rising edge of CLK input. The latency must be added to tDATA to determine the overall propagation
delay.
Copyright © 2008–2009, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): ADS5484 ADS5485



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com