Electronic Components Datasheet Search
  English  ▼

X  

PCA9541AD/03 Datasheet(PDF) 13 Page - NXP Semiconductors

Part # PCA9541AD/03
Description  2-to-1 I2C-bus master selector with interrupt logic and reset
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9541AD/03 Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button PCA9541AD/03 Datasheet HTML 9Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 10Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 11Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 12Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 13Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 14Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 15Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 16Page - NXP Semiconductors PCA9541AD/03 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 41 page
background image
PCA9541A_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 16 July 2009
13 of 41
NXP Semiconductors
PCA9541A
2-to-1 I2C-bus master selector with interrupt logic and reset
Table 12 describes which command needs to be written to the Control Register when a
master device wants to take control of the I2C-bus. Byte written to the Control Register is a
function of the current I2C-bus control status performed after an initial reading of the
Control Register.
Current status of the I2C-bus is determined by the bits MYBUS, NMYBUS, BUSON and
NBUSON is one of the following:
The master reading its Control Register does not have control and the I2C-bus is off.
The master reading its Control Register does not have control and the I2C-bus is on.
The master reading its Control Register has control and the I2C-bus is off.
The master reading its Control Register has control and the I2C-bus is on.
‘I2C-bus off’ means that upstream and downstream channels are not connected together.
‘I2C-bus on’ means that upstream and downstream channels are connected together.
Remark: Only the 4 LSBs of the Control Register are described in Table 12 since only
those bits control the I2C-bus control. The logic value for the 4 MSBs is specific to the
application and are not discussed in the table.
The read sequence is performed by the master as:
S - 111xxxx0 - 000x0001 - Sr - 111xxxx1 - DataRead - P
The write sequence is performed by the master as:
S - 111xxxx0 - 000x0001 - DataWritten - P
Table 11.
Default Control Register values
Type version
Master
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NTESTON TESTON
not used
BUSINIT
NBUSON
BUSON
NMYBUS
MYBUS
PCA9541A/01 MST_0
0
0
0
0
0
1
0
0
MST_1
0
0
0
0
1
0
1
0
PCA9541A/03 MST_0
0
0
0
0
0
0
0
0
MST_1
0
0
0
0
0
0
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com