xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx

xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx

xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x

Fig 1.

Block diagram

001aah366

TERMINATION

RESISTANCE

CONTROL

HDMI A (channels 0/1/2)

HDMI A (channel A)

TDA19978A

EQUALIZER

OTP

MEMORY

EDID

MEMORY

PACKET

EXTRACTION

AUDIO

FIFO

POWER

MANAGEMENT

AUDIO

FORMATTER

VHREF

TIMING

GENERATOR

AUDIO

PLL

HDMI

RECEIVER

AND

HDCP

TERMINATION

RESISTANCE

CONTROL

HDMI B (channels 0/1/2)

HDMI B (channel B)

COLOR

DEPTH

UNPACKING

WS/AP4

AP0 to AP3

ACLK

SYSCLK/AP5

VP[29:0]

VCLK

VIDEO

OUTPUT

FORMATTER

DE

HS/HREF

VS/VREF

CS/FREF

TERMINATION

RESISTANCE

CONTROL

HDMI C (channels 0/1/2)

RRX1

RRX2

HDMI C (channel C)

EQUALIZER

HSDAA/

HSCLA

SDA/SCL

HSDAB/

HSCLB

HSDAC/

HSCLC

HSDAD/

HSCLD

TERMINATION

RESISTANCE

CONTROL

HDMI D (channels 0/1/2)

HDMI D (channel D)

XTALIN/MCLK

XTALOUT

CRYSTAL

OSCILLATOR

SYNC

TIMING

MEASUREMENT

INTERFACE