Electronic Components Datasheet Search
  English  ▼

X  

STA015 Datasheet(PDF) 10 Page - STMicroelectronics

Part # STA015
Description  MPEG 2.5 LAYER III AUDIO DECODER WITH ADPCM CAPABILITY
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA015 Datasheet(HTML) 10 Page - STMicroelectronics

Back Button STA015 Datasheet HTML 6Page - STMicroelectronics STA015 Datasheet HTML 7Page - STMicroelectronics STA015 Datasheet HTML 8Page - STMicroelectronics STA015 Datasheet HTML 9Page - STMicroelectronics STA015 Datasheet HTML 10Page - STMicroelectronics STA015 Datasheet HTML 11Page - STMicroelectronics STA015 Datasheet HTML 12Page - STMicroelectronics STA015 Datasheet HTML 13Page - STMicroelectronics STA015 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 56 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
STA015
10/56
Init Mode
"PLAY" and "MUTE" changes are ignored in this mode. The internal state of the decoder will be updated
only when the decoder changes from the state "init" to the state "decode". The "init" phase ends when the
first decoded samples are at the output stage of the device.
Decode Mode
This mode is completely described by the following table:
Figure 7. MPEG Decoder Interface
Figure 8. Serial Input Interface Clocks
3.0 INTERFACE DESCRIPTION
3.1 Serial Input Interface
STA015 receives the input data (MSB first) through the Serial Input Interface (Fig.7). It is a serial commu-
nication interface connected to the SDI (Serial Data Input) and SCKR (Receiver Serial Clock).
The interface can be configured to receive data sampled on both rising and falling edge of the SCKR clock.
The BIT_EN pin, when set to low, forces the bitstream input interface to ignore the incoming data. For
PLAY
MUTE
Clock State
PCM Output
Decoding
0
0
Not Running
0
No
0
1
Running
0
No
1
0
Running
Decoded Samples
Yes
1
1
Running
0
Yes
DATA
SOURCE
µP
MPEG
DECODER
IIC
D98AU912
IIC
SDO
SCKT
LRCKT
SERIAL AUDIO INTERFACE
SDI
SCKR
BIT_EN
XTO
DAC
RX
TX
XTI
FILT
PLL
OCLK
SCL
SDA
DATA_REQ
SCLK_POL=0
SCLK_POL=4
DATA IGNORED
DATA VALID
SCKR
SCKR
SDI
BIT_EN
D98AU968A
DATA
IGNORED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com