Electronic Components Datasheet Search
  English  ▼

X  

ATSAM3U Datasheet(PDF) 41 Page - ATMEL Corporation

Part # ATSAM3U
Description  AT91ARM Cortex M3-based Microcontrollers
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATSAM3U Datasheet(HTML) 41 Page - ATMEL Corporation

Back Button ATSAM3U Datasheet HTML 37Page - ATMEL Corporation ATSAM3U Datasheet HTML 38Page - ATMEL Corporation ATSAM3U Datasheet HTML 39Page - ATMEL Corporation ATSAM3U Datasheet HTML 40Page - ATMEL Corporation ATSAM3U Datasheet HTML 41Page - ATMEL Corporation ATSAM3U Datasheet HTML 42Page - ATMEL Corporation ATSAM3U Datasheet HTML 43Page - ATMEL Corporation ATSAM3U Datasheet HTML 44Page - ATMEL Corporation ATSAM3U Datasheet HTML 45Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 62 page
background image
41
6430CS–ATARM–09-Apr-10
SAM3U Series
10.7
Watchdog Timer
• 16-bit key-protected once-only Programmable Counter
• Windowed, prevents the processor to be in a dead-lock on the watchdog access
10.8
SysTick Timer
• 24-bit down counter
• Self-reload capability
• Flexible system timer
10.9
Real-time Timer
• Real-time Timer, allowing backup of time with different accuracies
– 32-bit Free-running back-up Counter
– Integrates a 16-bit programmable prescaler running on slow clock
– Alarm Register capable to generate a wake-up of the system
10.10 Real-time Clock
• Low power consumption
• Full asynchronous design
• Two hundred year calendar
• Programmable Periodic Interrupt
• Alarm and update parallel load
• Control of alarm and update Time/Calendar Data In
10.11 General-Purpose Back-up Registers
• Eight 32-bit general-purpose backup registers
10.12 Nested Vectored Interrupt Controller
• Thirty maskable interrupts
• Sixteen priority levels
• Dynamic reprioritization of interrupts
• Priority grouping
– selection of preempting interrupt levels and non preempting interrupt levels.
• Support for tail-chaining and late arrival of interrupts.
– back-to-back interrupt processing without the overhead of state saving and
restoration between interrupts.
• Processor state automatically saved on interrupt entry, and restored on
– interrupt exit, with no instruction overhead.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com