Electronic Components Datasheet Search
  English  ▼

X  

SA3488 Datasheet(PDF) 16 Page - Sames

Part # SA3488
Description  CMOS 256 X 256 DIGITAL SWITCHING MATRIX
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMES [Sames]
Direct Link  http://www.sames.co.za
Logo SAMES - Sames

SA3488 Datasheet(HTML) 16 Page - Sames

Back Button SA3488 Datasheet HTML 12Page - Sames SA3488 Datasheet HTML 13Page - Sames SA3488 Datasheet HTML 14Page - Sames SA3488 Datasheet HTML 15Page - Sames SA3488 Datasheet HTML 16Page - Sames SA3488 Datasheet HTML 17Page - Sames SA3488 Datasheet HTML 18Page - Sames SA3488 Datasheet HTML 19Page - Sames SA3488 Datasheet HTML 20Page - Sames  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
SA3488
sames
16
INSTRUCTION 5: TRANSFER OF AN OUTPUT CHANNEL CONTROL WORD
Control Signals
Data Bus
Match C/D CS
WR RD
D7
D6
D5
D4
D3
D2
D1
D0
Notes
X
0
0
0
1
XXX
XXBo2 Bo1 Bo0 1st Data Byte: selected output
bus
X
0
0
0
1
X
X
X
Co4 Co3 Co2 Co1 Co0 2nd Data Byte: selected output
channel
X
1
0
0
1
X
X
X
X
1
0
0
0
Instruction Opcode
Yes
0
0
1
0
C7
C6
C5
C4
C3
C2
C1
C0
OR1 : CM selected CM word
copy
Yes
1
010
A7
A6
A5
C8
10
00OR2
(Bo2 Bo1 Bo0 C8
1
0
0
0)
INSTRUCTION 6: CHANNEL 0 SELECTION MASK STORE/DATA TRANSFER
Control Signals
Data Bus
Match C/D CS
WR RD
D7
D6
D5
D4
D3
D2
D1
D0
Notes
X
0
0
0
1
X
X
X
X
X
Mi7 Mi6
Mi5
1st Data Byte: most significant
digits of selection mask
X
0
0
0
1
X
X
X
Mi4
Mi3
Mi2 Mi1
Mi0
2nd Data Byte: most significant
digits of selection mask
Yes
1
0
0
1
X
X
X
X
1
1
1
0
Instruction Opcode
Mask store control
Yes
0
0
1
0
(previous content)
OR1 : register is not affected
Yes
1
0
1
0
N2
N1
N0
Tn
1
1
1
0
OR2 : see below
First Data Transfer (after DR going low)
Yes
0
0
1
0
(previous content)
OR1 : register is not affected
Yes
1
0
1
0
N2
N1
N0
Tn
1
1
1
0
OR2 : see below
Repeated Data Transfer (after first OR2 transfer)
Yes
0
0
1
0
S7
S6
S5
S4
S3
S2
S1
S0
OR1 : expected message stored
in SM
Yes
1
010
P2
P1
P0
Fn
11
10OR2
Notes: 1.
Regarding mask bits Mi0 to Mi7 a logic “0” level means disabling condition, a logic “1” level means
enabling condition.
2.
A null mask or a RESET pulse clears the mask and the deep background mask registers and disable
channel 0 extraction function.
3.
Reading of OR2 is optional after mask store or redefinition, because function is activated only by not-
null mask writing.
4.
After mask store (N2 N1 N0) is the sum of activated channels, after DR is the sum of active channels;
Tn=1/0 means activation/suppression of the function after store while after DR only Tn = 1 can appear
indicating non-null configuration extraction.
5.
Reading of OR2 is imperative after DR in order to step the data transfer; reading of OR1 is also needed
to scan in descending order the priority register. Relevant messages only are considered, i.e. only
messages with a MSD label different from 0 1.
6.
(P2 P1 P0) is the PCM bus on which the message copied in OR1 was found; Fn is a continuation bit
telling respectively on level 1/0 for any more/no more extraction to be performed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com