AD9963-EBZ datasheet(30/60 Pages) AD

30 / 60 page

AD9961/AD9963

Rev. 0 | Page 30 of 60

Address

Bit(s)

Parameter

Function

RX_START

0: keep the BIST engine in an idle state.

1: start the BIST sequence.

RX_BISTEN

0: disable the BIST engine.

1: enable the BIST engine.

TXI Check MSB

0x52

7:0

TXI_CHK[15:8]

MSB of the BIST signature value for the I side transmit path.

TXI Check LSB

0x53

7:0

TXI_CHK[7:0]

LSB of the BIST signature value for the I side transmit path.

TXQ Check MSB

0x54

7:0

TXQ_CHK[15:8]

MSB of the BIST signature value for the Q side transmit path.

TXQ Check LSB

0x55

7:0

TXQ_CHK[7:0]

LSB of the BIST signature value for the Q side transmit path.

Version

0x5C

7:0

Chip ID[7:0]

Indicates device hardware revision number. Should read back as 0x08.

Power Down 0

0x60

DLL_EN

0: powers down DLL block.

1: enables DLL block.

TXDAC_PD

1: powers down the bandgap reference voltage common to both

transmit DACs and all of the auxiliary DACs.

TXI_SLEEP

1: turns off IDAC output current.

TXQ_SLEEP

1: turns off QDAC output current.

CLK_PD

1: turns off clock receiver. This disables all clocks on the chip except for

the serial port clock.

RXADC_PD

1: powers down main ADC clock and the bandgap reference voltage

common to both receive ADCs.

RXQ_SLEEP

1: powers down the Q ADC core.

RXI_SLEEP

1: powers down the I ADC core.

Power Down 1

0x61

Unused

DLL_LDO_PD

1: powers down LDO that supplies the DLL18V voltage rail.

DLLBIAS_PD

1: powers down bias sub-block inside DLL block.

CLK_LDO_PD

1: powers down LDO that supplies the CLK18V voltage rail.

RX_LDO_PD

1: powers down LDO that supplies the RX18V voltage rail.

RXF_LDO_PD

1: powers down LDO that supplies the RX18VF voltage rail.

AUXADC_PD

1: powers down AUXADC block.

AUX_REF_PD

1: powers down the auxiliary ADC voltage reference, allowing an external

reference to be used.

LDO Status

0x62

DLL_LDO_STAT

1: LDO to DLL block is on (read only).

CLK_LDO_STAT

1: LDO to CLOCK block is on (read only).

RX_LDO_STAT

1: LDO to ADC blocks is on (read only).

RXF_LDO_STAT

1: LDO to FLASH section of ADC is on (read only).

DIG_LDO_STAT

1: LDO to digital core is on (read only).

Unused

RSET_SEL

0: selects internal 10 kΩ to generate 1 V reference.

1: selects external RSET to generate voltage reference.

Output Drive

0x63

7:6

TRXD_DRV

Controls the drive strength of the TRXD[11:0] pins.

00: 4 mA output drive.

01: 8 mA output drive.

10: 12 mA output drive.

11: not valid.

5:4

TRXIQ_DRV

Controls the drive strength of the TRXIQ pin.

00: 4 mA output drive.

01: 8 mA output drive.

10: 12 mA output drive.

11: not valid.

AD9963-EBZ Datasheet(PDF) 30 Page - Analog Devices

AD9963-EBZ Datasheet(HTML) 30 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL