Electronic Components Datasheet Search
  English  ▼

X  

WLCSP16 Datasheet(PDF) 28 Page - NXP Semiconductors

Part # WLCSP16
Description  32-bit ARM Cortex-M0 microcontroller; 32 kB flash and 8 kB SRAM
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

WLCSP16 Datasheet(HTML) 28 Page - NXP Semiconductors

Back Button WLCSP16 Datasheet HTML 24Page - NXP Semiconductors WLCSP16 Datasheet HTML 25Page - NXP Semiconductors WLCSP16 Datasheet HTML 26Page - NXP Semiconductors WLCSP16 Datasheet HTML 27Page - NXP Semiconductors WLCSP16 Datasheet HTML 28Page - NXP Semiconductors WLCSP16 Datasheet HTML 29Page - NXP Semiconductors WLCSP16 Datasheet HTML 30Page - NXP Semiconductors WLCSP16 Datasheet HTML 31Page - NXP Semiconductors WLCSP16 Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 38 page
background image
LPC1102
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 00 — 23 June 2010
28 of 38
NXP Semiconductors
LPC1102
32-bit ARM Cortex-M0 microcontroller
10.4 I/O pins
[1]
Applies to standard port pins and RESET pin.
10.5 SPI interfaces
[1]
Tcy(clk) = (SSPCLKDIV × (1 + SCR) × CPSDVSR) / fmain. The clock cycle time derived from the SPI bit rate Tcy(clk) is a function of the
main clock frequency fmain, the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register),
and the SPI CPSDVSR parameter (specified in the SPI clock prescale register).
[2]
Tamb = −40 °C to 85 °C.
[3]
Tcy(clk) = 12 × Tcy(PCLK).
[4]
Tamb = 25 °C; for normal voltage supply range: VDD = 3.3 V.
Table 12.
Dynamic characteristic: I/O pins[1]
Tamb = −40 °C to +85 °C; 3.0 V ≤ VDD ≤ 3.6 V.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tr
rise time
pin
configured as
output
3.0
-
5.0
ns
tf
fall time
pin
configured as
output
2.5
-
5.0
ns
Table 13.
Dynamic characteristics of SPI pins in SPI mode
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
SPI master (in SPI mode)
Tcy(clk)
clock cycle time
when only receiving
[1]
40
-
-
ns
when only transmitting [1]
27.8
ns
tDS
data set-up time
in SPI mode
2.4 V
≤ V
DD ≤ 3.6 V
[2]
15
-
-
ns
2.0 V
≤ V
DD < 2.4 V
[2]
20
ns
1.8 V
≤ V
DD < 2.0 V
[2]
24
-
-
ns
tDH
data hold time
in SPI mode
[2]
0-
-
ns
tv(Q)
data output valid time in SPI mode
[2]
--
10
ns
th(Q)
data output hold time in SPI mode
[2]
0-
-
ns
SPI slave (in SPI mode)
Tcy(PCLK)
PCLK cycle time
20
-
-
ns
tDS
data set-up time
in SPI mode
[3][4]
0-
-
ns
tDH
data hold time
in SPI mode
[3][4]
3
× T
cy(PCLK) + 4
-
-
ns
tv(Q)
data output valid time in SPI mode
[3][4]
--
3
× T
cy(PCLK) + 11
ns
th(Q)
data output hold time in SPI mode
[3][4]
--
2
× T
cy(PCLK) + 5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com