Electronic Components Datasheet Search
  English  ▼

X  

SST25WF080 Datasheet(PDF) 15 Page - Silicon Storage Technology, Inc

Part # SST25WF080
Description  8Mbit 1.8V SPI Serial Flash
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SST [Silicon Storage Technology, Inc]
Direct Link  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST25WF080 Datasheet(HTML) 15 Page - Silicon Storage Technology, Inc

Back Button SST25WF080 Datasheet HTML 11Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 12Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 13Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 14Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 15Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 16Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 17Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 18Page - Silicon Storage Technology, Inc SST25WF080 Datasheet HTML 19Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 29 page
background image
Advance Information
8Mbit 1.8V SPI Serial Flash
SST25WF080
15
©2010 Silicon Storage Technology, Inc.
S71203-03-000
04/10
64-KByte Block-Erase
The Block-Erase instruction clears all bits in the selected 64
KByte block to FFH. A Block-Erase instruction applied to a
protected memory area is ignored. Prior to any Write oper-
ation, the Write-Enable (WREN) instruction must be exe-
cuted. CE# must remain active low for the duration of any
command sequence. The Block-Erase instruction is initi-
ated by executing an 8-bit command, D8H, followed by
address bits [A23-A0]. Address bits [AMS-A16] (AMS =Most
Significant Address) are used to determine block address
(BAX), remaining address bits can be VIL or VIH. CE# must
be driven high before the instruction is executed. Poll the
Busy bit in the software status register or wait TBE for the
completion of the internal self-timed Block-Erase. See Fig-
ure 16 for the Block-Erase sequences.
FIGURE 16: 64-KByte Block-Erase Sequence
Chip-Erase
The Chip-Erase instruction clears all bits in the device to
FFH. A Chip-Erase instruction is ignored if any of the mem-
ory area is protected. Prior to any Write operation, the
Write-Enable (WREN) instruction must be executed. CE#
must remain active low for the duration of the Chip-Erase
instruction sequence. The Chip-Erase instruction is initiated
by executing an 8-bit command, 60H or C7H. CE# must be
driven high before the instruction is executed. The user may
poll the Busy bit in the software status register or wait TCE
for the completion of the internal self-timed Chip-Erase
cycle. See Figure 17 for the Chip-Erase sequence.
FIGURE 17: Chip-Erase Sequence
CE#
SO
SI
SCK
ADDR
01 2 3 4 5 6 7 8
ADDR
ADDR
D8
HIGH IMPEDANCE
15 16
23 24
31
MODE 0
MODE 3
1203 F15.0
MSB
MSB
CE#
SO
SI
SCK
01 2 3 4 5 6 7
60 or C7
HIGH IMPEDANCE
MODE 0
MODE 3
1203 F16.0
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com