Electronic Components Datasheet Search
  English  ▼

X  

ST72101 Datasheet(PDF) 23 Page - STMicroelectronics

Part # ST72101
Description  8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72101 Datasheet(HTML) 23 Page - STMicroelectronics

Back Button ST72101 Datasheet HTML 19Page - STMicroelectronics ST72101 Datasheet HTML 20Page - STMicroelectronics ST72101 Datasheet HTML 21Page - STMicroelectronics ST72101 Datasheet HTML 22Page - STMicroelectronics ST72101 Datasheet HTML 23Page - STMicroelectronics ST72101 Datasheet HTML 24Page - STMicroelectronics ST72101 Datasheet HTML 25Page - STMicroelectronics ST72101 Datasheet HTML 26Page - STMicroelectronics ST72101 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 85 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
23/85
ST72101/ST72212/ST72213
4.5 MISCELLANEOUS REGISTER
The Miscellaneous register allows to select the
SLOW operating mode, the polarity of external in-
terrupt requests and to output the internal clock.
Register Address: 0020h
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7:6 = PEI[3:2]
External Interrupt EI1 Polarity
Option.
These bits are set and cleared by software. They
determine which event on EI1 causes the exter-
nal interrupt according to Table 8.
Table 8. EI1 External Interrupt Polarity Options
Note: Any modification of one of these two bits re-
sets the interrupt request related to this interrupt
vector.
Bit 5 = MCO
Main Clock Out
This bit is set and cleared by software. When set, it
enables the output of the Internal Clock on the
PC2 I/O port.
0 - PC2 is a general purpose I/O port.
1 - MCO alternate function (fCPU is output on PC2
pin).
Bit 4:3 = PEI[1:0]
External Interrupt EI0 Polarity
Option.
These bits are set and cleared by software. They
determine which event on EI0 causes the exter-
nal interrupt according to Table 9.
Table 9. EI0 External Interrupt Polarity Options
Note: Any modification of one of these two bits re-
sets the interrupt request related to this interrupt
vector.
Bit 1:2 = Unused, always read at 0.
Warning: Software must write 1 to these bits for
compatibility with future products.
Bit 0 = SMS
Slow Mode Select
This bit is set and cleared by software.
0- Normal mode - fCPU = Oscillator frequency / 2
(Reset state)
1- Slow mode - fCPU = Oscillator frequency /32
70
PEI3
PEI2
MCO PEI1
PEI0
-
-
SMS
MODE
PEI3
PEI2
Falling edge and low level
(Reset state)
00
Falling edge only
1
0
Rising edge only
0
1
Rising and falling edge
1
1
MODE
PEI1
PEI0
Falling edge and low level
(Reset state)
00
Falling edge only
1
0
Rising edge only
0
1
Rising and falling edge
1
1
23



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com