Electronic Components Datasheet Search
  English  ▼

X  

9100 Datasheet(PDF) 21 Page - Intel Corporation

Part # 9100
Description  Dual-Core Intel Itanium Processor
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

9100 Datasheet(HTML) 21 Page - Intel Corporation

Back Button 9100 Datasheet HTML 17Page - Intel Corporation 9100 Datasheet HTML 18Page - Intel Corporation 9100 Datasheet HTML 19Page - Intel Corporation 9100 Datasheet HTML 20Page - Intel Corporation 9100 Datasheet HTML 21Page - Intel Corporation 9100 Datasheet HTML 22Page - Intel Corporation 9100 Datasheet HTML 23Page - Intel Corporation 9100 Datasheet HTML 24Page - Intel Corporation 9100 Datasheet HTML 25Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 108 page
background image
Dual-Core Intel® Itanium® Processor 9000 and 9100 Series Datasheet
21
Electrical Specifications
Trise
BCLKp Rise Time7
All
333
500
667
ps
Figure 2-1
20–80%
Tfall
BCLKp Fall Time7
All
333
500
667
ps
Figure 2-1
20–80%
VPP
Minimum Input Swing
All
600
mV
Figure 2-1
6
Notes:
1. The system clock skew is ±100 ps.
2. Measured on cross-point of rising edge of BCLKp and falling edge of BCLKn. Long-term jitter is defined as peak-to-peak variation
measured by accumulating a large number of clock cycles and recording peak-to-peak jitter.
3. Cycle-to-cycle jitter is defined as peak-to-peak variation measured over 10,000 cycles peak-to-peak jitter.
4. Measured on cross point of rising edge of BCLKp and falling edge of BCLKn.
5. The system clock skew is ±60 ps.
6. VPPmin is defined as the minimum input differential voltage which will cause no increase in the clock receiver timing.
7. The measurement is taken at 40-60% of the signal and extrapolated to 20-80%.
Table 2-11. SMBus AC Specifications
Symbol
Parameter
Minimum
Maximum
Unit
Notes
fSMSC
SMSC Clock Frequency
100
kHz
TSMSC
SMSC Clock Period
10
µs
thigh
SMSC Clock High Time
4.0
µs
1
Notes:
1. Please refer to Figure 2-2 for the Standard Microsystems Corporation (SMSC)* clock waveform.
tlow
SMSC Clock Low Time
4.7
µs
1
trise
SMSC Clock Rise Time
1.0
µs
1
tfall
SMSC Clock Fall Time
0.3
µs
1
tVALID
SMBus Output Valid Delay
1.0
µs
tSU
SMBus Input Setup Time
250
ns
tHLD
SMBus Input Hold Time
0
ns
tFREE
Bus Free Time
4.7
µs
2
2. Bus Free Time is the minimum time allowed between request cycles.
Figure 2-1. Generic Clock Waveform
000615
Table 2-10.System Bus Clock Differential HSTL AC Specifications (Sheet 2 of 2)
Symbol
Parameter
System
Bus
Clock
(MHz)
Minimum
Typ
Maximum
Unit
Figure
Notes
80%
Trise
Trise
Rise Time
Tfall
Fall Time
High Time
Thigh
Low Time
Tlow
=
=
=
=
20%
Tfall
Thigh
Tlow
Tperiod
Tjitter
BCLKN
BCLKP
Vpp
=
Tperiod
Period
Tjitter
Long Term Peak-to-Peak Jitter
Peak-to-Peak Swing
=
=
=
Vpp



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com