Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

D945GTP Datasheet(PDF) 48 Page - Intel Corporation

Part # D945GTP
Description  Technical Product Specification
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

D945GTP Datasheet(HTML) 48 Page - Intel Corporation

Back Button D945GTP Datasheet HTML 44Page - Intel Corporation D945GTP Datasheet HTML 45Page - Intel Corporation D945GTP Datasheet HTML 46Page - Intel Corporation D945GTP Datasheet HTML 47Page - Intel Corporation D945GTP Datasheet HTML 48Page - Intel Corporation D945GTP Datasheet HTML 49Page - Intel Corporation D945GTP Datasheet HTML 50Page - Intel Corporation D945GTP Datasheet HTML 51Page - Intel Corporation D945GTP Datasheet HTML 52Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 92 page
background image
Intel Desktop Board D945GTP Technical Product Specification
48
2.4 Fixed I/O Map
Table 12.
I/O Map
Address (hex)
Size
Description
0000 - 00FF
256 bytes
Used by the Desktop Board D945GTP. Refer to the ICH7
data sheet for dynamic addressing information.
0170 - 0177
8 bytes
Secondary Parallel ATA IDE channel command block
01F0 - 01F7
8 bytes
Primary Parallel ATA IDE channel command block
0228 - 022F (Note 1)
8 bytes
LPT3
0278 - 027F (Note 1)
8 bytes
LPT2
02E8 - 02EF (Note 1)
8 bytes
COM4
02F8 - 02FF (Note 1)
8 bytes
COM2
0374 - 0377
4 bytes
Secondary Parallel ATA IDE channel control block
0377, bits 6:0
7 bits
Secondary IDE channel status port
0378 - 037F
8 bytes
LPT1
03E8 - 03EF
8 bytes
COM3
03F0 - 03F5
6 bytes
Diskette channel
03F4 – 03F7
1 byte
Primary Parallel ATA IDE channel control block
03F8 - 03FF
8 bytes
COM1
04D0 - 04D1
2 bytes
Edge/level triggered PIC
LPTn + 400
8 bytes
ECP port, LPTn base address + 400h
0CF8 - 0CFB (Note 2)
4 bytes
PCI Conventional bus configuration address register
0CF9 (Note 3)
1 byte
Reset control register
0CFC - 0CFF
4 bytes
PCI Conventional bus configuration data register
FFA0 - FFA7
8 bytes
Primary Parallel ATA IDE bus master registers
FFA8 - FFAF
8 bytes
Secondary Parallel ATA IDE bus master registers
Notes:
1.
Default, but can be changed to another address range
2.
Dword access only
3.
Byte access only
NOTE
Some additional I/O addresses are not available due to ICH7 address aliasing. The ICH7 data
sheet provides more information on address aliasing.
For information about
Refer to
Obtaining the ICH7 data sheet
Section 1.2, page 15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com