Electronic Components Datasheet Search
  English  ▼

X  

MAX5558ESA Datasheet(PDF) 4 Page - Maxim Integrated Products

Part # MAX5558ESA
Description  Low-Cost Stereo Audio DACs
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5558ESA Datasheet(HTML) 4 Page - Maxim Integrated Products

  MAX5558ESA Datasheet HTML 1Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 2Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 3Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 4Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 5Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 6Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 7Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 8Page - Maxim Integrated Products MAX5558ESA Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 19 page
background image
Low-Cost Stereo Audio DACs
4
________________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
INTERNAL SCLK MODE
LRCLK Duty Cycle
(Note 7)
50
%
Internal SCLK Period
tISCLK
(Note 8)
1 / fSCLK
ns
LRCLK Edge to Internal SCLK
tISCLKR
tISCLK / 2
ns
SDATA Valid to Internal SCLK
tISDS
MCLK period = tMCLK
tMCLK + 10
ns
SDATA Valid to Internal SCLK
tISDH
MCLK period = tMCLK
tMCLK
ns
(VDD = +4.75V to +5.5V, GND = 0V, ROUT_ = 10kΩ, COUT_ = 10pF, 0dBFS sine-wave signal at 997Hz, fLRCLK (fS) = 48kHz, fMCLK =
12.288MHz, measurement bandwidth 10Hz to 20kHz, unless otherwise specified. TA = -40°C to +85°C, unless otherwise noted.
Outputs are unloaded, unless otherwise noted. Typical values at VDD = +5V, TA = +25°C.) (Note 1)
Note 1: 100% production tested at TA = +85°C. Limits to -40°C are guaranteed by design.
Note 2: 0.5 LSB of triangular PDF dither added to data.
Note 3: Guaranteed by design, not production tested.
Note 4: PSRR test block diagram shown in Figure 1 denotes the test setup used to measure PSRR.
Note 5: Volume ramping interval starts from establishment of a valid MCLK to LRCLK ratio. Total time is proportional to the sample
rate (fS). 20ms based on 48ksps operation.
Note 6: In external SCLK mode, LRCLK duty cycles are not limited, provided all data formatting requirements are met. See Figures
4–7.
Note 7: The LRCLK duty cycle must be 50% ±1/2 MCLK period in internal SCLK mode.
Note 8: The SCLK/LRCLK ratio can be set to 32, 48, or 64, depending on the device and the MCLK/LRCLK ratio selected. See
Figures 4–7.
MCLK
SDATA
LRCLK
SCLK
GND
VDD
SPECTRUM
ANALYZER
LOUT, ROUT
ZG
AUDIO SIGNAL
GENERATOR
(100mVP-P AT 1kHz)
DC POWER SUPPLY
(5VDC)
MAX5556–MAX5559
+
Figure 1. PSRR Test Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com