| Electronic Components Datasheet Search |
|
R5F36CAMDFA Datasheet(PDF) 13 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F36CAMDFA Datasheet(HTML) 13 Page - Renesas Technology Corp |
|
13 / 94 page ![]() REJ03B0277-0100 Rev.1.00 Jul.15, 2009 Page 11 of 90 M16C/6C Group 1. Overview 1.5 Pin Functions Power supply: VCC2 is used to supply power to the external bus associated pins. The dual power supply configuration allows VCC2 to interface at a different voltage than VCC1. Note: 1. VCC means VCC1 except as otherwise noted. Table 1.6 Pin Functions (1/3) Signal Name Pin Name I/O Power Supply Description Power supply input VCC1, VCC2, VSS I- Apply 2.7 to 5.5 V to pins VCC1 and VCC2 (VCC1 ≥ VCC2). Input 0V to VSS.(1) Analog power supply input AVCC, AVSS I VCC1 This is the power supply for the A/D converter. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS. Reset input RESET I VCC1 Driving this pin low resets the MCU. CNVSS CNVSS I VCC1 Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. To start operating in microprocessor mode, connect the pin to VCC1. Bus control pins D0 to D7 I/O VCC2 Inputs or outputs data (D0 to D7) while accessing an external area with a separate bus. A0 to A19 O VCC2 Outputs address bits A0 to A19. A0/D0 to A7/D7 I/O VCC2 Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external area with an 8-bit multiplexed bus. CS0 to CS3 O VCC2 Outputs chip-select signals CS0 to CS3 to specify an external area. WR BHE RD O VCC2 Outputs WR, BHE, and RD signals. • Data is written to an external area when WR is driven low. Data in an external area is read when RD is driven low. An odd address is accessed when BHE is driven low. ALE O VCC2 Outputs ALE signal to latch address. HOLD I VCC2 The MCU is placed in a hold state while the HOLD pin is driven low. HLDA O VCC2 In a hold state, HLDA outputs a low-level signal. RDY I VCC2 The MCU bus is placed in a wait state while the RDY pin is driven low. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |