LPC122X datasheet(21/60 Pages) NXP

21 / 60 page

LPC122X

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.1 — 21 February 2011

21 of 60

NXP Semiconductors

LPC122x

32-bit ARM Cortex-M0 microcontroller

• Bidirectional data transfer between masters and slaves.

• Multi-master bus (no central master).

• Arbitration between simultaneously transmitting masters without corruption of serial

data on the bus.

• Serial clock synchronization allows devices with different bit rates to communicate via

one serial bus.

• Serial clock synchronization can be used as a handshake mechanism to suspend and

resume serial transfer.

• The I2C-bus can be used for test and diagnostic purposes.

• The I2C-bus controller supports multiple address recognition and a bus monitor mode.

7.13 10-bit ADC

The LPC122x contains one ADC. It is a single 10-bit successive approximation ADC with

eight channels.

7.13.1 Features

• 10-bit successive approximation ADC.

• Input multiplexing among 8 pins.

• Power-down mode.

• Measurement range 0 V to VDD(3V3).

• 10-bit conversion time of 257 kHz.

• Burst conversion mode for single or multiple inputs.

• Optional conversion on transition of input pin or counter/timer match signal.

• Individual result registers for each ADC channel to reduce interrupt overhead.

7.14 Comparator block

The comparator block consists of two analog comparators.

7.14.1 Features

• Up to six selectable external sources per comparator; fully configurable on either

positive or negative comparator input channels.

• BOD 0.9 V internal reference voltage selectable on both comparators; configurable on

either positive or negative comparator input channels.

• 32-stage Voltage Ladder internal reference voltage selectable on both comparators;

configurable on either positive or negative comparator input channels.

• Voltage ladder source voltage is selectable from an external pin or an internal 3.3 V

voltage rail if external power source is not available.

• Voltage ladder can be separately powered down for applications only requiring the

comparator function.

• Relaxation oscillator circuitry output for a feedback 555-style timer application.

• Common interrupt connected to NVIC.

• Comparator outputs selectable as synchronous or asynchronous.

LPC122X Datasheet(PDF) 21 Page - NXP Semiconductors

LPC122X Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL