65C datasheet(82/112 Pages) RENESAS

82 / 112 page

R01DS0015EJ0100 Rev.1.00

Page 82 of 109

Feb 07, 2011

M16C/65C Group

5. Electrical Characteristics

Figure 5.18

Timing Diagram

Read timing

Write timing

BCLK

CSi

ALE

DBi

ADi

BHE

WR, WRL

WRH

BCLK

CSi

ALE

DBi

ADi

BHE

tcyc

td(BCLK-CS)

25ns(max.)

td(BCLK-AD)

25ns(max.)

td(BCLK-ALE)

15ns(max.)

th(BCLK-ALE)

-4ns(min.)

td(BCLK-RD)

25ns(max.)

Hi-Z

tsu(DB-RD)

Hi-Z

td(BCLK-CS)

25ns(max.)

td(BCLK-AD)

25ns(max.)

td(BCLK-ALE)

15ns(max.)

td(BCLK-WR)

25ns(max.)

(0.5 × t

-10)ns(min.)

cyc

tac4(RD-DB)

(n × t

-45)ns(max.)

cyc

= V

= 5V

CC1

CC2

Memory Expansion Mode and Microprocessor Mode

(in wait state setting 2

φ + 3 φ, 2 φ + 4 φ, 3φ + 4 φ, and 4 φ + 5 φ, and

when accessing external area)

n: 3 (when 2

φ + 3 φ)

4 (when 2

φ + 4 φ or 3 φ + 4 φ)

5 (when 4

φ + 5 φ)

th(BCLK-AD)

0ns(min.)

th(BCLK-CS)

0ns(min.)

th(RD-AD)

0ns(min.)

th(BCLK-RD)

0ns(min.)

th(RD-DB)

0ns(min.)

th(BCLK-CS)

0ns(min.)

th(BCLK-AD)

0ns(min.)

th(BCLK-ALE)

-4ns(min.)

th(WR-AD)

th(BCLK-WR)

0ns(min.)

td(DB-WR)

{(n-0.5) × t

-40}ns(min.)

cyc

th(WR-DB)

(0.5 × t

-20)ns(min.)

cyc

Measuring conditions

= V

= 5V

CC1

CC2

Input timing voltage: V = 0.8 V, V

= 2.0 V

Output timing voltage: V

= 0.4 V, V

= 2.4 V

tcyc =

f(BCLK)

tcyc

td(BCLK-DB)

40ns(max.)

50ns(min.)

65C Datasheet(PDF) 82 Page - Renesas Technology Corp

65C Datasheet(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL