Electronic Components Datasheet Search
  English  ▼

X  

SX8725 Datasheet(PDF) 21 Page - Semtech Corporation

Part # SX8725
Description  ZoomingADC??for Pressure and Temperature Sensing
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SX8725 Datasheet(HTML) 21 Page - Semtech Corporation

Back Button SX8725 Datasheet HTML 17Page - Semtech Corporation SX8725 Datasheet HTML 18Page - Semtech Corporation SX8725 Datasheet HTML 19Page - Semtech Corporation SX8725 Datasheet HTML 20Page - Semtech Corporation SX8725 Datasheet HTML 21Page - Semtech Corporation SX8725 Datasheet HTML 22Page - Semtech Corporation SX8725 Datasheet HTML 23Page - Semtech Corporation SX8725 Datasheet HTML 24Page - Semtech Corporation SX8725 Datasheet HTML 25Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 53 page
background image
ADVANCED COMMUNICATIONS & SENSING
V1.8 © 2009 Semtech Corp.
www.semtech.com
21
SX8725
ZoomingADC™ for Pressure and Temperature Sensing
PGA & ADC Enabling
Depending on the application objectives, the user may enable or bypass each PGA stage. This is done
according to the word ENABLE and the coding given in Table 4. To reduce power dissipation, the ADC can also
be inactivated while idle.
PGA1
The first stage can have a buffer function (unity gain) or provide a gain of 10 (see Table 5). The voltage VD1 at
the output of PGA1 is:
IN
D
V
GD
V
⋅
=
1
1
(V)
Equation 5
where GD1 is the gain of PGA1 (in V/V) controlled with the bit PGA1_GAIN.
PGA2
The second PGA has a finer gain and offset tuning capability, as shown in Table 6 and Table 7. The voltage VD2
at the output of PGA2 is given by:
ADC
REF
D
D
V
GDoff
V
GD
V
,
2
1
2
2
⋅
−
⋅
=
(V)
Equation 6
where GD2 and GDoff2 are respectively the gain and offset of PGA2 (in V/V). These are controlled with the
words PGA2_GAIN[1:0] and PGA2_OFFSET[3:0].
PGA3
The finest gain and offset tuning is performed with the third and last PGA stage, according to the coding of
Table 8 and Table 9. The output of PGA3 is also the input of the ADC. Thus, similarly to PGA2, we find that the
voltage entering the ADC is given by:
ADC
REF
D
ADC
IN
V
GDoff
V
GD
V
,
3
2
3
,
⋅
−
⋅
=
(V)
Equation 7
where GD3 and GDoff3 are respectively the gain and offset of PGA3 (in V/V). The control words are
PGA3_GAIN[6:0] and PGA3_OFFSET[6:0]. To remain within the signal compliance of the PGA stages, the
condition:
DD
D
D
V
V
V
<
2
1 ,
(V)
Equation 8
must be verified.
Finally, combining equations 5 to 7 for the three PGA stages, the input voltage VIN,ADC of the ADC is related to
VIN by:
ADC
REF
TOT
IN
TOT
ADC
IN
V
GDoff
V
GD
V
,
,
⋅
−
⋅
=
(V)
Equation 9
where the total PGA gain is defined as:
1
2
3
GD
GD
GD
GD
TOT
⋅
⋅
=
(V/V)
Equation 10
and the total PGA offset is:
2
3
3
GDoff
GD
GDoff
GDoff
TOT
⋅
+
=
(V/V)
Equation 11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com