| Electronic Components Datasheet Search |
|
CY3672-USB Datasheet(PDF) 7 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CY3672-USB Datasheet(HTML) 7 Page - Cypress Semiconductor |
|
7 / 11 page ![]() CY22050, CY220501 Document #: 38-07006 Rev. *I Page 7 of 11 t4HI Falling edge slew rate (VDDL = 3.3 V) Output clock fall time, 80% – 20% of VDD/VDDL. Defined in Figure 5 0.8 1.4 V/ns t5[7] Skew Output-output skew between related outputs 250 ps t6[8] Clock jitter Peak-to-peak period jitter (see Figure 6)250 ps t10 PLL lock time 0.30 3 ms AC Electrical Characteristics Parameter[4] Name Description Min Typ. Max Unit Figure 3. Test Circuit Figure 4. Duty Cycle Definition: DC = t2/t1 Figure 5. Rise and Fall Time Definitions Figure 6. Peak-to-Peak Jitter 0.1 μF VDD 0.1 μF AVDD CLK out CLOAD GND OUTPUTS VDDL 0.1 μF t1 t2 CLK 50% 50% t3 CLK 80% 20% t4 CLK t6 [+] Feedback |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |